



**2017**

**10 kHz-1024 MHz  
AM/FM SIGNAL GENERATOR**

**10kHz-1024MHz  
AM/FM SIGNAL GENERATOR  
2017**

Code No. 52017-900K

## CONTENTS

### PRELIMINARIES





Title page  
Contents  
Notes and cautions

### CHAPTERS

1	General information	
2	Installation	
3	Operation	
4-1	Brief technical description	} These chapters are contained in a separate volume available as an optional extra.
4-2	Technical description	
5	Maintenance	
6	Replaceable parts	
7	Servicing diagrams	

### HAZARD WARNING SYMBOLS

The following symbols appear on the equipment.

<i>Symbol</i>	<i>Type of hazard</i>	<i>Reference in manual</i>
	Static sensitive device	Page (iv)
	Incorrect adjustment	Chap.3, para.30
	Component containing beryllia	Page (iv)
	AC voltages	Page (iv)

#### Note...

Each page bears the date of the original issue or the code number and date of the latest amendment (Am.1, Am.2 etc.). New or amended material of technical importance introduced by the latest amendment is indicated by triangles positioned thus  $\blacktriangleright$  .....  $\blacktriangleleft$  to show the extent of the change. When a chapter is reissued the triangles do not appear.

Any changes subsequent to the latest amendment state of the manual are included on inserted sheets coded C1, C2 etc.

## NOTES AND CAUTIONS

### ELECTRICAL SAFETY PRECAUTIONS

This equipment is protected in accordance with IEC Safety Class 1. It has been designed and tested according to IEC Publication 348, 'Safety Requirements for Electronic Measuring Apparatus', and has been supplied in a safe condition. The following precautions must be observed by the user to ensure safe operation and to retain the equipment in a safe condition.

#### Defects and abnormal stresses

Whenever it is likely that protection has been impaired, for example as a result of damage caused by severe conditions of transport or storage, the equipment shall be made inoperative and be secured against any unintended operation.

#### Removal of covers

Removal of the covers is likely to expose live parts although reasonable precautions have been taken in the design of the equipment to shield such parts. The equipment shall be disconnected from the supply before carrying out any adjustment, replacement or maintenance and repair during which the equipment shall be opened. If any adjustment, maintenance or repair under voltage is inevitable it shall only be carried out by a skilled person who is aware of the hazard involved.

Note that capacitors inside the equipment may still be charged when the equipment has been disconnected from the supply. Before carrying out any work inside the equipment, capacitors connected to high voltage points should be discharged; to discharge mains filter capacitors, if fitted, short together the L (live) and N (neutral) pins of the mains plug.

#### Mains plug

The mains plug shall only be inserted in a socket outlet provided with a protective earth contact. The protective action shall not be negated by the use of an extension lead without protective conductor. Any interruption of the protective conductor inside or outside the equipment is likely to make the equipment dangerous.


#### Fuses

Note that there is a supply fuse in both the live and neutral wires of the supply lead. If only one of these fuses should rupture, certain parts of the equipment could remain at supply potential.

To provide protection against breakdown of the supply lead, its connectors, and filter where fitted, an external supply fuse (e.g. fitted in the connecting plug) should be used in the live lead. The fuse should have a continuous rating not exceeding 6 A.

Make sure that only fuses with the required rated current and of the specified type are used for replacement. The use of mended fuses and the short-circuiting of fuse holders shall be avoided.

**CAUTION : STATIC SENSITIVE COMPONENTS**

Components identified with the symbol  on the circuit diagrams and/or parts lists are static sensitive devices. The presence of such devices is also indicated in the equipment by orange discs, flags or labels bearing the same symbol. Certain handling precautions must be observed to prevent these components being permanently damaged by static charges or fast surges.

- (1) If a printed board containing static sensitive components (as indicated by a warning disc or flag) is removed, it must be temporarily stored in a conductive plastic bag.
- (2) If a static sensitive component is to be removed or replaced the following anti-static equipment must be used.

A work bench with an earthed conductive surface.

Metallic tools earthed either permanently or by repeated discharges.

A low-voltage earthed soldering iron.

An earthed wrist strap and a conductive earthed seat cover for the operator, whose outer clothing must not be of man-made fibre.

- (3) As a general precaution, avoid touching the leads of a static sensitive component. When handling a new one, leave it in its conducting mount until it is required for use.

**WARNING : HANDLING HAZARDS**

This equipment is formed from metal pressings and although every endeavour has been made to remove sharp points and edges care should be taken, particularly when servicing the equipment, to avoid minor cuts.

**WARNING : TOXIC HAZARD**

Many of the electronic components used in this equipment employ resins and other chemicals which give off toxic fumes on incineration. Appropriate precautions should therefore be taken in the disposal of these items.




Beryllia (beryllium oxide) is used in the construction of the following components in this equipment :

.....Unit AB2.: Transistors TR23 and TR26.....

This material, when in the form of fine dust or vapour and inhaled into the lungs, can cause a respiratory disease. In its solid form, as used here, it can be handled quite safely although it is prudent to avoid handling conditions which promote dust formation by surface abrasion.

Because of this hazard you are advised to be very careful in removing and disposing of these components. Do not put them in the general industrial or domestic waste or despatch them by post. They must be separately and securely packed and clearly identified to show the nature of the hazard and then disposed of in a safe manner by an authorized toxic waste contractor.

**WARNING : AC VOLTAGES**

-  Disconnect mains lead before removing the cover of Unit AP1 for either access or adjustment, for details see Control circuit power supply (AP1) Chap. 4-2 Technical description.

Chapter 1

GENERAL INFORMATION

CONTENTS

Para.

1	Features
7	Tuning
9	Output
10	Modulation
16	Performance data
16	Carrier frequency
17	Frequency sweep
18	RF output
19	Amplitude modulation
20	Frequency modulation
21	Internal modulation oscillator
22	Pulse modulation
23	Frequency counter
24	Internal reference standard
25	Spurious signals
26	Auxiliary facilities
27	Power requirements
28	Safety regulations
29	Radio frequency interference
30	Limit range of operation
31	Conditions of storage and transport
32	Dimensions and weight
33	Accessories

Fig.

	Page
1 10 kHz to 1024 MHz AM/FM Signal Generator 2017 ... ..	2
2 Sideband noise curves ... ..	7

FEATURES

1. 2017 is a stable, low noise a.m./f.m. signal generator covering the frequency range 10 kHz to 1024 MHz. Front panel operation is by direct entry of required settings via a keyboard with the alternative of using rotary controls to adjust carrier frequency and output level. Microprocessor control ensures maximum flexibility and allows programming by the General Purpose Interface Bus (GPIB)\*. It is therefore equally suitable for use as a manually operated bench mounted instrument or as part of a fully automated test system.

---

\* GPIB - Marconi Instruments General Purpose Interface Bus in accordance with IEEE Standard 488-1978 and IEC Publication 625-1.



Fig. 1 10 kHz to 1024 MHz AM/FM Signal Generator 2017

2. Output levels from 0.2  $\mu$ V to 4 V e.m.f. are available in the c.w. or f.m. modes (up to 2 V e.m.f. in the a.m. mode) and the user is offered a choice of five output level calibrations which are switch selectable on the front panel.
3. Frequency stability in the locked mode is determined by a high quality reference oscillator within the instrument and facilities are provided for the use of an external reference when this is preferred.
4. Comprehensive amplitude and frequency modulation facilities are provided using either an internal modulation oscillator or an external source. High quality pulse modulation and slow sweep facilities are also provided.
5. Memory facilities allow up to ten complete instrument settings to be stored and recalled for later use.
6. The frequency counter display can also be used for the measurement of external signals in the range 10 Hz - 512 MHz.

### Tuning

7. In the manual mode the frequency display gives an active indication of the output frequency. Tuning takes place by means of the RANGE selector switch and the rotary TUNE and FINE TUNE front panel controls. Depressing the LOCK key reverts the system to a synchronizer whose setting will be the last measured frequency indicated on the display.

8. Accuracy is within  $\pm 2$  parts in  $10^7$  over the temperature range of 0 to 40°C. An external frequency standard of 1 MHz may be used where better stability is required or to ensure consistency when a number of instruments are used in an area.

Output

9. RF levels can be set by means of the keyboard control or varied manually by rotary control if preferred.

Modulation

10. Frequency and amplitude modulation are provided by the internal oscillator giving a choice of two fixed frequencies, 400 Hz and 1 kHz, and a further 3 variable ranges from 20 Hz to 20 kHz which are controlled from the front panel MODULATION OSCILLATOR controls.

PERFORMANCE DATA

*Characteristic*

*Performance*

Carrier frequency

▶ 16. Range

10 kHz - 1024 MHz in 9 ranges.

- (1) 10 kHz to 4 MHz
- (2) 4 MHz to 8 MHz
- (3) 8 MHz to 16 MHz
- (4) 16 MHz to 32 MHz
- (5) 32 MHz to 64 MHz
- (6) 64 MHz to 128 MHz
- (7) 128 MHz to 256 MHz
- (8) 256 MHz to 512 MHz
- (9) 512 MHz to 1024 MHz

Selection

Manual :

Frequencies may be selected manually using the 11 turn main tuning control with separate 3 turn fine tune control.

Keyboard :

Keyboard provides for entry of up to 8 significant digits, decimal point and frequency units. A manually tuned frequency may be locked by pressing the LOCK key.

Indication

7½ digit, LED seven segment display.

Resolution

10 Hz up to 128 MHz.  
100 Hz above 128 MHz.

Accuracy

Unlocked :

±(1 digit + reference standard error).

Locked :

Equal to the reference standard accuracy.



Stability

Locked mode : Refer to Internal Reference Standard.  
(Less than 7 seconds is required for the generator to regain frequency lock after a frequency change is made.)

Frequency sweep

▶ 17. Sweep rate : Single shot sweep for use with X-Y plotter. Maximum sweep width one carrier frequency range. 30 - 150 seconds for a full range sweep adjustable by a front panel control.

Horizontal output : 1 - 9 V over one frequency range.

RF output

18. Level 0.13  $\mu$ V to 4 V e.m.f. (-131 to +19 dBm)  
c.w., f.m. and pulse mode.  
0.13  $\mu$ V to 2 V e.m.f. (-131 to +13 dBm)  
a.m.

Selection

Manual : Two concentric knob controls : switched coarse attenuator with 6 dB steps and a continuously variable fine attenuator with 8 dB range.

Keyboard : Allows entry of up to 4 significant digits, decimal point, sign and units.

Indication :  $3\frac{1}{2}$  digit, LED, seven segment display with illuminated legend showing e.m.f., p.d., dB $\mu$ V e.m.f., dB $\mu$ V p.d. and dBm. Units are selected by a front panel switch.

Total level accuracy  $\pm 1$  dB up to 512 MHz.  
(for levels above 1  $\mu$ V p.d.)  $\pm 2$  dB up to 1024 MHz.

Output impedance 50  $\Omega$ ; VSWR <1.15:1 up to 256 MHz,  
<1.25:1 up to 512 MHz,  
<1.35:1 up to 1024 MHz at r.f.  
output levels below 0.5 V e.m.f.

▶ RF leakage Less than 1  $\mu$ V generated in a 50  $\Omega$  load by a 2 turn 25 mm loop, 100 mm or more from the case of the generator.

Reverse power protection Protects the generator output system against accidental reverse power from a transmitter of up to 50 W capacity, 10 kHz - 1024 MHz or applied d.c. of up to  $\pm 40$  V.

Amplitude modulation

19. Carrier frequency range

10 kHz - 400 MHz, usable to 1024 MHz.

Modulation depth

Up to 99% in 1% steps. 2 digits, LED seven segment display. Entered via the keyboard or remote programming.

Accuracy

(At 1 kHz modulation rate)

Better than  $\pm 3\%$  depth up to 80% depth.

Envelope distortion

(using internal 1 kHz modulation oscillator)

Less than 2% t.h.d. up to 30% depth.  
Less than 3.5% t.h.d. up to 80% depth.

External modulation

Frequency range :

20 Hz to 50 kHz d.c. coupled.

Frequency response :

$\pm 0.5$  dB, 20 Hz to 50 kHz in levelled mode.  
 $\pm 0.3$  dB, 20 Hz to 50 kHz in unlevelled mode.

Input level :

0.5 V - 1.5 V r.m.s. into 600  $\Omega$  to set reference level, indicated by an illuminated legend in the levelled mode only.

1 V r.m.s. into 600  $\Omega$  to set reference level in unlevelled mode.

Frequency modulation

20. Deviation

Entered via the keyboard or remote programming. 3 digits, LED, 7 segment display.

<i>RF range</i>	<i>Maximum deviation</i>
1	40 kHz
2	40 kHz
3	80 kHz
4	160 kHz
5	320 kHz
6	640 kHz
7	1.28 MHz
8	2.56 MHz
9	200 kHz

Accuracy

$\pm 4\%$  of deviation selected  $\pm 50$  Hz.

Distortion

Using the internal 1 kHz fixed modulation oscillator, less than 2% t.h.d. at maximum deviation on each r.f. range.

External modulation

Frequency range :

20 Hz to 125 kHz (d.c. coupled) at maximum deviation and up to 260 kHz at half maximum deviation.

Frequency response :

$\pm 0.5$  dB, 20 Hz to 125 kHz in levelled mode.  
 $\pm 0.3$  dB, 20 Hz to 125 kHz in unlevelled mode.

Input level : 0.5 V - 1.5 V r.m.s. into 600  $\Omega$  to set reference level, indicated by an illuminated legend in the levelled mode only.  
1 V r.m.s. into 600  $\Omega$  to set reference level in unlevelled mode.

### Internal modulation oscillator

21. Frequency 20 Hz to 20 kHz, continuously variable in 3 decade ranges. Also 2 fixed frequencies, switch selected, of 400 Hz and 1 kHz.  
Accuracy  $\pm 5\%$  for fixed frequencies.

### Pulse modulation

▶ 22. Carrier frequency range 4 MHz to 1024 MHz.  
Pulse/carrier rise time Less than 25 ns for carriers above 25 MHz.  
Pulse duration 100 ns to infinity.  
Carrier suppression Better than 70 dB up to 80 MHz,  
50 dB up to 512 MHz.  
Additional carrier level error  $\pm 2$  dB.  
Input characteristic Positive-going modulation up to +1 V input. Saturation level +1.1 V. Maximum input +5 V. Input impedance 50  $\Omega$ . Effective bandwidth d.c. to 15 MHz reduced below 25 MHz carrier.

### Frequency counter (external mode)

23. Frequency range 10 Hz to 520 MHz.  
Resolution 1 Hz from 10 Hz to 10 MHz,  
10 Hz from 1 MHz to 100 MHz,  
100 Hz from 10 MHz to 520 MHz.  
Sensitivity 100 mV p.d. into 50  $\Omega$ , 1 MHz to 520 MHz.  
100 mV p.d. into 1 M $\Omega$ , 10 Hz to 10 MHz.  
Accuracy  $\pm 1$  digit + reference standard error.

Internal reference standard

24. Temperature stability

Better than  $\pm 2$  in  $10^7$  over the operating temperature range 0 to 40°C.

Warm up time

Within 0.5 p.p.m. of final frequency within 5 min. from switch on at ambient 20°C.

Spurious signals

25. Carrier harmonics

Better than -27 dBc. Typically better than -40 dBc.

Carrier sub-harmonics

For carrier frequencies up to 512 MHz no carrier sub-harmonics are generated. -60 dBc above 512 MHz.

Non-harmonic components

For carrier frequencies between 4 MHz and 1024 MHz no non-harmonically related signals are generated. -50 dBc below 4 MHz.

FM on c.w.

(CCITT telephone psophometric weighting)

Less than 3 Hz equivalent deviation up to 512 MHz and 6 Hz up to 1024 MHz. Reduces by approximately 6 dB per octave as the carrier frequency is reduced (down to 4 MHz).

AM on c.w.

(-3 dB bandwidth  
20 Hz to 20 kHz)

Less than -70 dBc. Equivalent to less than 0.06% modulation depth.

Single sideband phase noise  
(at 20 kHz offset)

Better than -135 dBc/Hz at 20 kHz offset from carrier at 470 MHz. For typical performance at other offsets and carrier frequencies see Fig. 2, Sideband noise curves.





Fig. 2 Sideband noise curves

Auxiliary facilities

26. Remote operation

All major front panel functions may be remotely controlled via the GPIB (see Chap. 1, p.1\*).

Subsets :

Complies with the following subsets as defined in IEEE 488-1978 : SH1,AH1,T5,TE0,L4,LE0,SR1,RL1,PP0,DC1,DT0,CO,E1.

Outputs

Modulation oscillator : Front panel socket providing approximately 1 V r.m.s. into 600  $\Omega$ .

Frequency standard : Rear panel socket may be used as internal standard output or external standard input as selected by adjacent switch. 1 MHz, t.t.l. compatible.

Inputs

External frequency standard :

Switch selected input accepting at least 4 V p-p at 1 MHz. Input impedance approximately 1 k $\Omega$ .

Power requirements

27. AC supply voltage

105 V to 120 V  $\pm 10\%$  or 210 V to 240 V  $\pm 10\%$ .

Frequency

45 to 65 Hz.

Consumption

140 VA maximum.

Safety regulations

28.

This instrument complies with Publication IEC 348.

Radio frequency interference

29.

This instrument conforms with the requirements of EEC Directive 76/889 as to limits of r.f. interference.

Limit range of operation

30. Temperature

0 to 55 $^{\circ}$ C.

Conditions of storage and transport

31. Temperature -40°C to +70°C.  
Humidity Up to 90% relative humidity.  
Altitude Up to 2500 m (pressurized freight at 27 kPa differential i.e. 3.9 lbf/in<sup>2</sup>).

Dimensions and weight (approximately)

	<u>With handles &amp; feet</u>	<u>Without handles &amp; feet</u>
32. Height :	195 mm (7.7 in)	178 mm (7 in).
Width :	453 mm (17.8 in)	419 mm (16.5 in).
Depth :	543 mm (21.4 in)	491 mm (19.3 in).
Weight :	29 kg (63 lb).	

ACCESSORIES

33. Supplied accessories

AC supply lead	<i>Code no.</i> 43129-071D
Operating manual H 52017-900K (Vol. 1)	46881-388D

Optional accessories

Service manual H 52017-900K (Vol. 2)	46881-389T
Rack mounting kit	46883-482E
Maintenance kit	54711-032H

Comprising :

Extender cable 14 way (Ribbon cable)	43129-591M
Extender cable 16 way (Ribbon cable)	43129-592C
Extender lead (AS3)	43129-618W
Extender lead (AS4)	43129-619D
Extender lead (AS5)	43129-620S
RF connector assy. (Maintains logic box r.f. connection when in servicing position)	43129-625X

GPIB lead assy.	43129-189U
Marconi Instruments GPIB manual H 54811-010P	46881-365R
Adapter; type N male to BNC female	54311-092P
RF connecting cable TM 4969/3; 50 Ω, 1.5 m (5 ft) BNC	43126-012S
GPIB IEEE/IEC connector adapter	46883-408K

Chapter 2

INSTALLATION

CONTENTS

Para.

- 1 Unpacking and repacking
- 3 Mounting arrangements
- 4 Connecting to supply
- 6 Safety testing
- 7 Rack mounting

Fig.

	Page
1 Logic processor unit front securing screws ... ..	3
2 Removal of air duct .. ...	4
3 Alternative fixing positions for logic processor unit ...	4

UNPACKING AND REPACKING

1. Retain the container, packing material and the packing instruction note (if included) in case it is necessary to reship the instrument.
2. If the instrument is to be returned for servicing attach a label indicating the service required, type or model number (on rear label), serial number and your return address. Pack the instrument in accordance with the general instructions below or with the more detailed information in the packing instruction note.
  - (1) Place a pad in the bottom of the container.
  - (2) Place pads in the front and rear ends of the container with the plywood load spreader(s) facing inwards.
  - (3) Put the polythene cover over the instrument and place it in the container with the front handles and rear projections (where applicable) against the plywood load spreaders.
  - (4) Place pads in the two sides of the container with cushioning facing inwards.
  - (5) Place the top pad in position.
  - (6) Wrap the container in waterproof paper and secure with adhesive tape.
  - (7) Mark the package FRAGILE to encourage careful handling.

Note...

If the original container or materials are not available, use a strong double-wall carton packed with a 7 to 10 cm layer of shock absorbing material around all sides of the instrument to hold it firmly. Protect the front panel controls with a plywood or cardboard load spreader; if the rear panel has guard plates or other projections a rear load spreader is also advisable.

## MOUNTING ARRANGEMENTS

3. Excessive temperatures may affect the instrument's performance; therefore, completely remove the plastic cover, if one is supplied over the case, and avoid standing the instrument on or close to other equipment that is hot.

## CONNECTING TO SUPPLY

4. Before connecting the instrument to the a.c. supply check the position of the voltage selector on the rear panel. The instrument is normally despatched with the selector set to 230 V. For supplies in the range 95 to 130 V remove upper instrument cover, remove the handle trim strips as indicated in para. 7(b) then raise the logic processor as described in para. 7 (5), (6) and (7). Remove API transparent perspex covering plate. This is affixed by two nylon screws. Change the edge connector socket SKAK with the alternative clipped into the rear panel fixing and marked 230 V. Secure the socket not in use marked 115 V into the rear panel fixing so that selected range is indicated in the window. Refit API cover plate, logic processor, connectors and finally outside cover and trim strips.

5. The free a.c. supply cable is fitted at one end with a female plug which mates with the a.c. connector at the rear of the instrument. When fitting a supply plug ensure that conductors are connected as follows.

Earth - Green/Yellow  
Neutral - Blue  
Live - Brown

When attaching the mains lead to a non-soldered plug it is recommended that the tinned ends of the lead are first cut off owing to the danger of cold flow resulting in intermittent connections.

## SAFETY TESTING

6. Where safety tests on the mains input circuit are required, the following procedures can be applied. These comply with BS 4743 and IEC Publication 348. Tests are to be carried out as follows and in the order given, under ambient conditions, to ensure that mains input circuit components and wiring (including earthing) are safe.

(1) Earth lead continuity test from any part of the metal frame to the bared end of the flexible lead for the earth pin of the user's mains plug. Preferably a heavy current (about 25 A) should be applied for not more than 5 seconds.

Test limit : not greater than 0.5  $\Omega$ .

(2) 500 V d.c. insulation test from the mains circuit to earth.

Test limit : not less than 2 M $\Omega$ .

## RACK MOUNTING

7. A rack mounting kit is supplied if required as an optional accessory. When rack mounted, extra support is required at the rear of the instrument, fitting instructions are as follows:-



- (1) Remove instrument outer covers. Both top and bottom covers are easily removed by withdrawing two fastening screws for each cover, these are secured to the rear panel.
- (2) Detach and discard the front and rear feet on the bottom cover.
- (3) Remove the trim strips from the side of both front carrying handles, each of these are held by two countersunk screws, see Fig. 1 below.





Fig. 1 Logic processor unit front securing screws


- (4) Temporarily remove the right-hand, side handle and side rail as follows:-
  - (a) Remove (stone coloured) end cap cover by sliding up (or down) from its mating end cap plate.
  - (b) Prise off handle end cap by inserting blade at outer end of moulding.
  - (c) Remove handle held by a single screw at each end.
  - (d) Slide out the infill trim strip to uncover the side rail fixings.
  - (e) Remove the side rail secured by three screws.
- (5) Remove the two front logic processor securing screws from the right-hand front carrying handle, see Fig. 1, and similarly the corresponding screws on the left-hand side carrying handle.

(6) Detach the air duct from the rear of the logic processor unit shown in Fig. 2 below.



*Fig. 2 Removal of air duct*

(7) Before any attempt is made to pivot the logic processor unit it is essential that the four conhex plugs PLAU, PLAV, PLAW and PLDE are first disconnected. To ensure that this is not neglected a safety feature has been incorporated. A slide key plate is fitted in such a position that its tab protrudes through a keyhole in the side frame. This prevents the raising of the unit inadvertently. When the conhex plugs have been disconnected the slide key plate can be moved sideways to release the tab from the side frame. The logic processor unit should then be pivoted into one of three positions and fixed using one of the two front securing screws as shown in Fig. 3 below.



*Fig. 3 Alternative fixing positions for logic processor unit*

(8) Remove the hexagon securing nut from the 'RF OUTPUT' connector and push the 50  $\Omega$  connector (socket SKDJ) back out from the front panel mounting. Re-route the co-axial connector to pass through the notch in the forward outer corner of the GPIB board AG1 and install the socket SKDJ into the alternative rear panel position, transferring the blind grommet from the rear to the front panel hole.

(9) Restore the logic processor unit to its stowage position, reconnecting the conhex plugs and slide plate. Refit the side rail and side handle.

(10) Fit rack brackets into the front handle trim recesses using the M4 x 16 mm long screws.

(11) Replace top and bottom covers and fit unit into the rack; support at the rear should also be given e.g. a shelf located within the rack or cubicle.

Chapter 3

OPERATION

CONTENTS

Para.	
1	Principles of control
4	Controls and connectors
5	Front panel
6	Rear panel
7	Preparation for use
7	Switching on
8	Operating procedures
8	Setting carrier frequency (keyboard)
10	Setting carrier frequency (manual)
11	Carrier frequency $\Delta f$ incremental control
12	Carrier frequency sweep control
15	Setting r.f. output (keyboard)
16	Setting r.f. output (manual)
17	Setting internal a.m.
20	Setting internal f.m.
23	Use of external modulation
25	Use of mixed a.m. and f.m.
26	Use of Store and Recall facility
28	Use of external frequency standard
30	Adjustment of internal frequency standard
31	Output impedance and level standards
37	Reverse power protection
41	General purpose interface bus (GPIB) functions
42	SH1 : Source handshake
43	AH1 : Acceptor handshake
44	T5 : Talker function
45	L4 : Listener function
46	SR1 : Service request function
47	RL1 : Remote/Local function
48	DC1 : Device clear function
49	E1 : Open collector drivers
50	GPIB programming codes
51	GPIB connector contact assignment

Fig.		Page
1	Front panel controls ... ..	2
2	Rear panel controls ... ..	4
3	GPIB connector contact assignment ... ..	14

PRINCIPLES OF CONTROL

1. Operation of the generator is achieved by both keyboard and individual front panel controls. The primary functions can be set either by entering values via the keyboard or by conventional manual controls.

2. Remote operation can be carried out from a control unit or computer. If an illegal operating condition is selected, either by local or remote control, a limit or out of lock condition will be indicated on the front panel display.
3. The supply switch is illuminated when ON to give a clear indication that the instrument is switched on.

## CONTROLS AND CONNECTORS

4. Coaxial connectors. The RF OUTPUT connector is an 'N' type whilst the remainder are BNC. Holes are provided on the rear panel to accommodate connectors when rack mounted.

### Front panel

5. (1) SUPPLY switch : Applies the a.c. supply voltage in both manual and remote control operation.
- (2) LOCAL : Reselects manual control after remote control lock-out.
- (3) REM : Indicates that the instrument is under REMOTE control.
- (4) ADDR : Diagnostic indication to the GPIB programmer that the 2017 has been addressed by the GPIB controller. This does not prevent local control if the REMOTE lamp is off.




Fig. 1 Front panel controls

- (5) LOCK/UNLOCK : During manual tuning of the carrier frequency, locks to the last measured FREQUENCY display when depressed.
- (6) MANUAL TUNE : Manual rotary controls used in the Local mode of operation as an alternative to keyboard control when selecting a carrier frequency.
- (7) FUNCTION : Keyboard control of primary and secondary functions of the 2017. Primary function keys are coloured orange.
- (8) DATA : Numerical keyboard, selects value of the primary function.
- (9) UNITS : Selects the units of the primary function.
- (10)  $\Delta f$ /SWEEP ACTION KEYS : Increments the carrier frequency and initiates the sweep cycle.
- (11) MODULATION OSCILLATOR : Provides manual selection of fixed 400 Hz and 1 kHz oscillators and variable 20 Hz to 20 kHz controls.
- (12) FM/AM MODULATION ON/OFF : Selects either AM, FM or both simultaneously. Depressing AM twice invokes the VOR/ILS facility, (this is available only in the 2017-301S version of the instrument).
- (13) ROTARY : Enables manual (rotary) control of the r.f. level by means of the COARSE and FINE controls (14).
- (14) RF LEVEL : Rotary control of r.f. level in coarse dB steps with 6 dB of continuously variable control. Displayed output can be selected in volts e.m.f., volts p.d., dB relative to 1  $\mu$ V e.m.f., dB relative to 1  $\mu$ V p.d. and dBm.
- (15) RF OUTPUT : 50  $\Omega$ , N type output socket, output controlled by ON/OFF key mounted alongside the socket. Indication of r.f. level is shown on the RF LEVEL display.
- (16) PULSE MOD : Input socket and ON/OFF key provided for pulse modulation inputs in the carrier frequency range 4 MHz to 512 MHz.
- (17) MOD INPUT, IN 600  $\Omega$  : Accepts external modulating signals from 20 Hz to 50 kHz a.m. and 20 Hz to 125 kHz f.m.
- (18) LEVELLED/UNLEVELLED : Enables the levelling circuits to be switched off to allow modulation by external non-sinusoidal or multiple tone signals, or where it is desired to vary the modulation according to the level applied.
- (19) FM/AM INT.,EXT : In the internal mode (INT), levelling is provided regardless of the switch selection. In the external mode (EXT), levelling takes place with inputs from 0.5 V to 1.5 V when the LEVELLING switch is ON.
- (20) MOD OUTPUT, OUT 600  $\Omega$  : Provides an output of 1 V e.m.f. into 600  $\Omega$  source at the frequency of the internal modulation oscillator.
- (21) COUNTER : These controls provide an external facility for measuring the frequency of signals in the range 10 Hz to 500 MHz. When the EXT push button is depressed the IN socket is coupled to the 2017 frequency display. A three position switch allows a resolution of 1 Hz for fre-

quencies between 10 Hz and 10 MHz, 10 Hz for frequencies between 1 MHz and 100 MHz and 100 Hz for frequencies between 10 MHz and 520 MHz.

(22) SWEEP : HORIZ OUT, BNC socket provides a single shot carrier frequency sweep, output amplitude between 0 - 10 V. The sweep is capable of covering the full width of the selected r.f. carrier range.

RATE control can be adjusted to give sweep times of between 30 and 150 seconds.

### Rear panel

6. (1) AC 45-65 Hz plug : Accepts a.c. supply input cable code no. 43129-071D. The earth pin is internally connected to chassis.
- (2) RF OUT, 50  $\Omega$  : Internal connection to this alternative RF OUTPUT socket can be made when the instrument is rack mounted by transferring the front panel RF OUT, 50  $\Omega$  output socket (15) to the rear and by re-routing the existing connector. Fitting instructions are included within the kit.
- (3) GPIB : Accepts the 24 way IEEE GPIB connector.
- (4) ADDRESS : These (rear panel) switches provide choice of one of 31 single character addresses. The talk only switch, TON, enables the 2017 to be used as a simple GPIB system without a controller.




Fig. 2 Rear panel controls

- (5) SUPPLY FUSES : 2.5 A-T (time lag), one each in both live and neutral lines of the input supply.
- (6) ADJUST INT STD :  $\Delta$  Adjusted to set internal 10 MHz standard against an external primary standard. Refer to para. 30 before making any adjustments.
- (7) INT/EXT STANDARD : Set to accept either an external standard or to use the internal standard.
- (8) INT STD OUT/EXT STD IN : The socket provides, in conjunction with the INT/EXT STD switch, two functions :
  - (1) INT : Gives a convenient output of the 1 MHz internal standard for measurement purposes.
  - (2) EXT : Provides a connection for an external 4 V p-p t.t.l. standard frequency signal.
- (9) MOD IN 600  $\Omega$  }  
(10) MOD OSC OUT 600  $\Omega$  } : Alternative connections to these sockets, instead of the corresponding front panel ones, can be made when the instrument is rack mounted.
- (11) SUPPLY VOLTAGE : Provides a visible indication of the supply voltage in use. Two sockets are provided for internal connection, one for each of the two voltage ranges 115 V and 230 V. The socket (SKAK) not in circuit should be secured to the rear panel window. This gives an indication of the voltage range of the plug actually fitted to the instrument's supply tapping point.
- (12) GPIB FUNCTIONS : Details of GPIB functions are described in para. 40 onwards.

## PREPARATION FOR USE

### Switching on

7. With the instrument connected to a suitable a.c. supply proceed as follows.
  - (1) Switch ON and check that the SUPPLY switch is lit and the fan is operating.
  - (2) Check that the instrument has taken up the LOCAL operating mode condition, that is CARRIER FREQ tuned to 400 MHz, no FM or AM MODULATION and minimum RF LEVEL setting.
  - (3) Check that the rear STANDARD INT/EXT switch is set to INT, unless an external standard is being used as described in para. 22.
  - (4) When using the internal reference standard, allow a warm-up period of 5 minutes.



## OPERATING PROCEDURES

### Setting carrier frequency (keyboard)




8. Press the CARRIER FREQ primary function key, enter the desired value via the data keys and terminate the instruction by depressing the required units key e.g. 123.45 MHz. The FREQUENCY display will indicate this on the 7½ digit readout.


9. A LOCK indication also on the display confirms that the selection has been made and that the synchronizer within the 2017 is locked on. Should a request outside the operating range 10 kHz to 1024 MHz be made a LIMIT indication will flash continually and the 2017 will tune to the upper or lower limit nearest to the frequency requested.


### Setting carrier frequency (manual)

10. Depress the LOCK/UNLOCK key to take manual control of the frequency tuning. Select the frequency range required on the RANGE selector, 1 of 9 l.e.d's will illuminate to indicate the selected range. Tune to the wanted frequency using the rotary controls TUNE and FINE TUNE observing the FREQUENCY display. When the required frequency is reached again depress the LOCK/UNLOCK key, this will lock the system to the last measured frequency indicated on the display.


### Carrier frequency $\Delta f$ incremental control




11. (1)  To increment the carrier frequency depress the keys indicated, this will shift the carrier upward in frequency by 100 kHz.


(2)  To increment 100 kHz step down, depress the down key.

Each subsequent depression of the Up or Down keys further increments the carrier frequency by 100 kHz.

(3)  Return to the original carrier frequency can be made at any time by depressing the RETURN/LOCAL key.

(4)  Indication of the total shift of carrier frequency increments at any time may be obtained by depressing the TOTAL SHIFT key. This must be held down to register the reading on the display; when released the display reverts to the carrier frequency indication.




Carrier frequency sweep control



Start freq (1)


Sweep freq (2)

12. To operate the sweep control, connect between HORIZ-OUT BNC socket and the input of an X-Y plotter or similar. Output from the socket will be from 0-10 V. Initially depress the CARRIER FREQ primary function key and enter the start frequency (1). Depress the SWEEP key and enter the end of sweep frequency (2). Do not select however a start frequency lower than the previous ranges upper limit.

13.  Activate the sweep cycle by depressing the Up key. On completion of the sweep a return to the start frequency can be made in two ways, either slowly by depressing the  key or rapidly by the  key.

14. Sweep time can be adjusted by the variable 25-120 seconds RATE front panel control. Each successive selection of the SWEEP function will give a one shot sweep.

Setting r.f. output (keyboard)



15. To set an r.f. output level using the keyboard control proceed as follows:-

- (1) Select the 5 position front panel RF LEVEL switch to the calibration unit required, either dB $\mu$ V e.m.f., V e.m.f., dBm, V p.d. or dB $\mu$ V p.d.
- (2) Depress the keyboard function and data keys as shown above to give an output of 1.5 V. The display indicates the value in terms of the units selected in step (1). Output voltages from 4 V e.m.f. down to 0.1  $\mu$ V e.m.f. are available in the c.w. and f.m. modes of operation (2 V e.m.f. in the a.m. mode).
- (3) If an unacceptable demand is made a LIMIT indication will flash and the r.f. level will be fixed at the upper or lower limit nearest to the level requested.
- (4) The r.f. output can be further controlled by the ON/OFF key alongside the r.f. output socket.

Setting r.f. output (manual)

16. To take control of the r.f. level depress the ROTARY key. Select the display units required. Display units, range, limit indication and ON/OFF functions all operate as described in para. 15. Set the COARSE and FINE controls to achieve the required r.f. level indication.

Setting internal a.m.



17. To set the internal a.m. enter the primary function and data as shown above. The depth selected is variable from 0 to 99% in 1% increments. Set the MODULATION OSCILLATOR frequency control to the required frequency, either 400 Hz or 1 kHz fixed frequencies, or one of 3 variable ranges from 20 Hz to 20 kHz.

18. Switch the AM INT/EXT two way switch to INT. This will provide a modulation oscillator output at the OUT 600  $\Omega$  BNC socket, at a level of 1 V e.m.f. from a 600  $\Omega$  source, for use with external auxiliary equipment.

19. Further OFF/ON control of the a.m. can be made with the AM MODULATION OFF/ON key.

Setting internal f.m.



20. To set the internal f.m. enter the primary function, and required data e.g. 10 kHz deviation; a maximum of 40 kHz to 2.56 MHz can be selected depending on which r.f. carrier frequency range is in use (for details see Performance data). Set the MODULATION OSCILLATOR frequency control to the required frequency, either 400 Hz or 1 kHz fixed frequencies, or one of 3 variable ranges from 20 Hz to 20 kHz.

21. Switch the FM INT/EXT two way switch to INT. This will provide a further output of the modulation oscillator at the OUT 600  $\Omega$  BNC socket for use with external auxiliary equipment.

22. Further OFF/ON control of the f.m. can be made with the FM MODULATION OFF/ON key.

Use of external modulation

23. An external modulating source must be capable of providing a signal between 0.5 V and 1.5 V across 600  $\Omega$  within the range 20 Hz - 50 kHz for a.m. and 20 Hz to 125 kHz for f.m. (or up to 260 kHz at half maximum deviation).

24. Connect the modulating signal to the BNC socket on the front panel (or on the rear panel if the instrument has been modified for this purpose). Switch the AM or FM INT/EXT switch to EXT and the LEVELLED/UNLEVELLED switch to LEVELLED for normal operation or UNLEVELLED if modulation by non-sinusoidal or multiple tone signals are required. Finally switch the MODULATION OFF/ON AM or FM OFF as required.

Use of mixed a.m. and f.m.

25. AM and f.m. can be applied simultaneously in any of the following combinations:-


- (i) both from the internal modulation oscillator,
- (ii) both from the same external modulating source,
- (iii) one internal and the other external.

In each case follow the appropriate individual procedures given in paras. 17-22.


Use of Store and Recall facility

26. Up to ten complete sets of data can be retained and recalled from memory at any time by the following procedure:-

(1) Check that r.f. carrier frequency, f.m. deviation and/or a.m. depth, and r.f. level are all indicating the values required. Delete from the display any unwanted data.

(2)  Depress the STORE key followed by any numeral between 0 and 9, this stores the complete set of data showing on the display at that time.

(3) The 2017 may then be further programmed with another set of data and the STORE key further depressed followed by any numeral between 0 and 9.

27.  To regain any of the ten sets of data stored, simply depress RECALL and the relevant numeral 0 to 9 as required.

Use of external frequency standard

28. The 2017 may be controlled from an external frequency standard, in place of the internal one, for system synchronizing purposes or where an exceptional degree of accuracy or stability is required. The standard signal should be 1 MHz at 4 V p-p into 1 k $\Omega$ .

29. To use this facility set the STD INT/EXT switch on the rear panel to EXT and connect the signal to the 1 MHz INT STD OUT/EXT STD IN socket also situated on the rear panel. Allow a few seconds for the internal locking circuit to stabilize.

Adjustment of internal frequency standard

30. The ADJUST INT STD preset on the rear panel enables the internal standard to be set against a primary external standard. The output is available for this purpose at the INT STD OUT/EXT STD IN BNC socket with the STD INT/EXT switch set to INT.

CAUTION  $\Delta$

Incorrect adjustment of this preset will impair the frequency accuracy of the 2017.

## OUTPUT IMPEDANCE AND LEVEL STANDARDS

31. The performance specification for the instrument assumes operation into 50  $\Omega$  external loads, but often it is desirable to work into other mismatched loads. This is in general possible although an uncertainty of performance may be introduced. Mismatching can produce standing waves which at low carrier frequencies can be ignored but at higher frequencies could be significant. The effects of a mismatch can be minimized by introducing a 20 dB pad between the generator and the load if the additional loss can be tolerated.
32. A further optional accessory, the 6 dB 50/75  $\Omega$  Matching Pad TM 5573/3, can be used where external loads of 75  $\Omega$  are employed. These give accurate matching of the source impedance to the characteristic impedance of the output connecting cable for operating carrier frequencies up to 500 MHz.
33. In the 2017 there are five different units of measurement available to the user in respect of the r.f. level. These are selected by a 5 position RF LEVEL switch and the level is indicated on the RF LEVEL display, both are situated on the front panel.
34. When switched to either of the two e.m.f. switch positions dB $\mu$ V or V the output indicated on the display will be in terms of the e.m.f. available at the open circuit RF OUTPUT 50  $\Omega$  socket. dB $\mu$ V indicates a level of dB relative to a reference level of 1  $\mu$ V.
35. In the p.d. positions V or dB $\mu$ V the display indicates the voltage that will appear across a closed (or matched) external 50  $\Omega$  load.
36. The centre switch position dBm indicates a level of dB relative to a reference level of 1 mW.

## REVERSE POWER PROTECTION

37. When using the 2017 for testing transceivers it is conceivable that the transmitter could be accidentally switched on. To prevent possible damage to the attenuator circuits in the generator a reverse power protection unit (RPPU) operates isolating the output.
38. An indication that this has taken place is given by the front panel RF OFF annunciator flashing continually. If the cause of the overload is removed the 2017 RPPU can be instantly reset by depressing the RF ON/OFF key whereby the RF OFF annunciator will turn off. If the overload inadvertently remains on, pressing the RF ON/OFF key to reset will cause the RF OFF annunciator to change from a flashing indication to a steady on state. After a delay of 4 seconds the annunciator will again begin flashing until another attempt to reset is made and a steady on indication is again resumed for a further 4 second period. In the remote control condition an SRQ instruction is asserted to indicate that the RF trip has acted. Reset can be obtained by sending the Carrier On instruction (C1). This circuit will protect the output attenuator against unwanted reverse power levels up to 50 watts. Relay operate time for typical overload conditions is 50  $\mu$ s or less.
39. Should the instrument be operated with the maximum RF LEVEL output voltage selected and no terminating load on the RF OUTPUT socket, it is possible for the RPPU to trip. If this does occur, depressing the LOCK/UNLOCK key will enable the RPPU to be reset.

40. Also when the 2017 is switched OFF, the output socket is automatically disconnected from the output attenuator - a further safety feature.

## GENERAL PURPOSE INTERFACE BUS (GPIB) FUNCTIONS

41. The GPIB provides the facility for interconnection of the 2017 to a remote controller. The essential purpose of the GPIB functions are described below. Further information if required, can be obtained from the separate GPIB manual, offered as an optional accessory.

### SH1 : Source handshake (complete capability)

42. The source handshake sequences the transmission of each data byte from the 2017 over the bus data lines. The sequence is initiated when the function becomes active, and the purpose of the function is to synchronize the rate at which bytes become available to the rate at which accepting devices on the bus can receive the data.

### AH1 : Acceptor handshake (complete capability)

43. The acceptor handshake sequences the reading of each 2017 data byte from the bus data lines. The data byte received may be an interface message from the controller or (part of) a device dependent message from the talker.

### T5 : Talker function (complete capability)

44. The talker provides the 2017 with the ability to send device dependent messages over the bus to other devices. The generator has data that can be transmitted to the controller, and therefore needs the talker function. The ability of any device to talk only exists when it has been addressed as a talker.

### L4 : Listener function (no listen only function)

45. The listener function provides a device with the ability to receive device dependent messages over the bus. The capability only exists where the device is addressed to listen via the bus by the controller.

### SR1 : Service request function (complete capability)

46. The service request function gives the 2017 the capability to asynchronously inform the controller of its need for attention.

### RL1 : Remote/local function (complete capability)

47. The remote/local function gives the 2017 the ability to switch between either the local front panel controls or device dependent messages over the bus.

### DC1 : Device clear function (complete capability)

48. Device clear is a general reset to the 2017 and may be given to all devices in the system simultaneously (DCL), or only to addressed devices (SDC).

### E1 : Open collector drivers

49. The GPIB drivers fitted to 2017 have open collector, rather than tristate, outputs.

GPIB programming codes

50. Functions

CF	Carrier frequency
DV	FM deviation
ED	AM depth
LV	RF level
DF	Delta-frequency
SW	Sweep (stop) frequency
EDED	AM depth in VOR/ILS mode (52017-301S version only)
FH	Carrier frequency with range hold

Delta-frequency mode

UP	Delta-F Up
DN	Delta-F Down
RT	Return to last CF or LK frequency

Sweep mode

UP	Sweep up slowly (controlled by front panel RATE adjustment)
DN	Sweep down slowly (controlled by front panel RATE adjustment)
UPUP	Sweep up rapidly
DNDN	Sweep down rapidly
RT	Return to CF frequency rapidly

Units

MZ	Megahertz	VL	Volt
KZ	Kilohertz	MV	Millivolt
HZ	Hertz	UV	Microvolt
PC	Percentage (used with ED and EDED only)	DB	Decibel
UØ	dB rel. 1 µvolt e.m.f.		
U1	Voltage e.m.f.		
U2	dB rel. 1 milliwatt		
U3	Voltage p.d.		
U4	dB rel. 1 µvolt p.d.		

Stores

ST	Store instrument settings (followed by a number 0-9).
RC	Recall instrument settings (followed by a number 0-9).

Note. If an empty store is recalled, nothing happens.

Mode

M1	Modulation osc. on	MØ	Modulation osc. off
D1	FM on	DØ	FM off
E1	AM on	EØ	AM off
P1	Pulse mod on	PØ	Pulse mod off
C1	Carrier on (and RPP reset - see below)	CØ	Carrier off
LK	Lock RF oscillator		
UL	Unlock RF oscillator (Frequency rotary controls active).		
XC	Count external frequency (unlocks oscillator).		
RY	RF level rotary controls active (LV inactivates these controls).		
W1	Wait on (2017 waits for tuning to finish before allowing further bytes to proceed on the bus).		
WØ	Wait off (2017 continues to accept bus data while tuning).		

Note...

M1 mode can be invoked providing the instrument's front panel MODULATION OSCILLATOR is first selected to either of the two fixed frequencies, 400 Hz or 1 kHz or the variable 20 Hz to 20 kHz control.

#### Talk

- TF Primes 2017 to talk counter frequency when unlocked and next addressed to talk (default mode).
- TL Primes 2017 to talk r.f. level (millivolts or dB) when in RY mode and next addressed to talk. (TL must be sent each time before a level can be sent, otherwise 2017 defaults to TF mode.)

#### Reverse power protection

When tripped by an overload applied to the RF OUTPUT socket, the GPIB SRQ line is asserted, and the status byte (obtainable by the controller conducting a serial poll) will contain the value 97 (decimal).

C1 sent over the bus will attempt a reset of the RPPU which if successful, will cause the status byte to clear to 0. If unsuccessful the status byte will have the value 33.

#### Clear and switch on

SDC and DCL clear 2017 to the following state:-

400 MHz carrier frequency locked.  
Minimum output level, carrier on.  
No FM, AM, VOR/ILS or PULSE modulation.  
WØ mode.  
TF mode.


Notes.

- (1) The instrument stores are not changed. Switch on clears the 2017 to the same states as SDC or DCL but also clears the stores. If an 'empty' store is recalled nothing happens. The only SRQ produced is for 'RPPU triggered', status byte available. Status byte normally Ø or 97 if RPPU is tripped.
- (2) The GPIB address set by the rear panel address switch is displayed in the frequency display window for a few seconds duration after switch on. The address is displayed in binary form and presents a useful confirmation of the switch settings.

#### GPIB connector contact assignments

51. The contact assignment of the GPIB cable connector and the device connector is as shown in Fig. 3.





*Fig. 3 GPIB connector contact assignments*

10 kHz - 1024 MHz  
AM/FM SIGNAL GENERATOR  
2017

Code No. 52017-900K

AMENDMENT RECORD

The following amendments are incorporated in this manual.

<i>Amendment No.</i>	<i>Date</i>	<i>Applies to Ser. Nos. commencing</i>
-	Apr. 81	118202/001
Am. 1	Apr. 82	118205/001
Am. 2	July 83	118207/001



1981

MARCONI INSTRUMENTS LIMITED  
ST. ALBANS HERTFORDSHIRE ENGLAND.

## CONTENTS

### PRELIMINARIES





Title page  
Contents  
Notes and cautions

### CHAPTERS



1	General information	} These chapters are contained in a separate Operating Manual Vol. 1
2	Installation	
3	Operation	
4-1	Brief technical description	
4-1	Brief technical description	
4-2	Technical description	
5	Maintenance	
6	Replaceable parts	
7	Servicing diagrams	
8	Modifications and supplements	

### HAZARD WARNING SYMBOLS

The following symbols appear on the equipment.

<i>Symbol</i>	<i>Type of hazard</i>	<i>Reference in manual</i>
	Static sensitive device	Page (iv)
	Incorrect adjustment	Chap. 3, para. 30
	Component containing beryllia	Page (iv)
	AC voltages	Chap. 4-2, para. 265

#### Note...

Each page bears the date of the original issue or the code number and date of the latest amendment (Am. 1, Am. 2 etc.). New or amended material of technical importance introduced by the latest amendment is indicated by triangles positioned thus ..... to show the extent of the change. When a chapter is reissued the triangles do not appear. Any changes subsequent to the latest amendment state of the manual are included on inserted sheets coded C1, C2 etc.

## NOTES AND CAUTIONS

### ELECTRICAL SAFETY PRECAUTIONS

This equipment is protected in accordance with IEC Safety Class 1. It has been designed and tested according to IEC Publication 348, 'Safety Requirements for Electronic Measuring Apparatus', and has been supplied in a safe condition. The following precautions must be observed by the user to ensure safe operation and to retain the equipment in a safe condition.

#### Defects and abnormal stresses

Whenever it is likely that protection has been impaired, for example as a result of damage caused by severe conditions of transport or storage, the equipment shall be made inoperative and be secured against any unintended operation.

#### Removal of covers

Removal of the covers is likely to expose live parts although reasonable precautions have been taken in the design of the equipment to shield such parts. The equipment shall be disconnected from the supply before carrying out any adjustment, replacement or maintenance and repair during which the equipment shall be opened. If any adjustment, maintenance or repair under voltage is inevitable it shall only be carried out by a skilled person who is aware of the hazard involved.

Note that capacitors inside the equipment may still be charged when the equipment has been disconnected from the supply. Before carrying out any work inside the equipment, capacitors connected to high voltage points should be discharged; to discharge mains filter capacitors, if fitted, short together the L (live) and N (neutral) pins of the mains plug.

#### Mains plug

The mains plug shall only be inserted in a socket outlet provided with a protective earth contact. The protective action shall not be negated by the use of an extension lead without protective conductor. Any interruption of the protective conductor inside or outside the equipment is likely to make the equipment dangerous.

#### Fuses

Note that there is a supply fuse in both the live and neutral wires of the supply lead. If only one of these fuses should rupture, certain parts of the equipment could remain at supply potential.

To provide protection against breakdown of the supply lead, its connectors, and filter where fitted, an external supply fuse (e.g. fitted in the connecting plug) should be used in the live lead. The fuse should have a continuous rating not exceeding 6 A.\*


Make sure that only fuses with the required rated current and of the specified type are used for replacement. The use of mended fuses and the short-circuiting of fuse holders shall be avoided.

\* In the absence of a slow-blow fuse of this rating a higher rated e.g. 13 A, quick blow type may be used.

### RADIO FREQUENCY INTERFERENCE

This equipment conforms with the requirements of IEC Directive 76/889 as to limits of r.f. interference.

**CAUTION : STATIC SENSITIVE COMPONENTS**

Components identified with the symbol  on the circuit diagrams and/or parts lists are static sensitive devices. The presence of such devices is also indicated in the equipment by orange discs, flags or labels bearing the same symbol. Certain handling precautions must be observed to prevent these components being permanently damaged by static charges or fast surges.

- (1) If a printed board containing static sensitive components (as indicated by a warning disc or flag) is removed, it must be temporarily stored in a conductive plastic bag.
- (2) If a static sensitive component is to be removed or replaced the following anti-static equipment must be used.

A work bench with an earthed conductive surface.

Metallic tools earthed either permanently or by repeated discharges.

A low-voltage earthed soldering iron.

An earthed wrist strap and a conductive earthed seat cover for the operator, whose outer clothing must not be of man-made fibre.

- (3) As a general precaution, avoid touching the leads of a static sensitive component. When handling a new one, leave it in its conducting mount until it is required for use.

**WARNING : HANDLING HAZARDS**

This equipment is formed from metal pressings and although every endeavour has been made to remove sharp points and edges care should be taken, particularly when servicing the equipment, to avoid minor cuts.

**WARNING : TOXIC HAZARD**

Many of the electronic components used in this equipment employ resins and other chemicals which give off toxic fumes on incineration. Appropriate precautions should therefore be taken in the disposal of these items.



Beryllia (beryllium oxide) is used in the construction of the following components in this equipment :

..... Unit AB2 : Transistors TR23 and TR26 .....

This material, when in the form of fine dust or vapour and inhaled into the lungs, can cause a respiratory disease. In its solid form, as used here, it can be handled quite safely although it is prudent to avoid handling conditions which promote dust formation by surface abrasion.

Because of this hazard you are advised to be very careful in removing and disposing of these components. Do not put them in the general industrial or domestic waste or despatch them by post. They must be separately and securely packed and clearly identified to show the nature of the hazard and then disposed of in a safe manner by an authorized toxic waste contractor.

Chapter 4-1

BRIEF TECHNICAL DESCRIPTION

CONTENTS

Para.

- 1 Introduction
- 2 Circuit summary
- 2 Frequency generation
- 6 Counter/synchronizer
- 7 Modulation processing
- 8 Output processing
- 11 Microprocessor control

Fig.

	Page
1 2017 simplified block diagram ... ..	3/4

INTRODUCTION

1. The following summary is an outline circuit description of the instrument and is intended to be read in conjunction with the block diagram. Detailed descriptions of each stage are given in Chap. 4-2 Service manual.

CIRCUIT SUMMARY

Frequency generation

2. The 2017 utilizes one fore-shortened coaxial line low noise oscillator covering the range 256 to 512 MHz from which all other carrier frequencies are derived.

3. 4 MHz to 512 MHz. The low noise master oscillator covers a frequency range of 256 MHz to 512 MHz. Frequencies from 4 MHz to 256 MHz are obtained by dividing down the master oscillator range with six successive divide by two networks.

4. 512 MHz to 1024 MHz. The master oscillator frequency is utilized to phase lock one of two voltage controlled oscillators which together cover the range 512 MHz to 1024 MHz. This enables the low noise properties of the master oscillator to be transferred to this frequency range.

5. 10 kHz to 4 MHz. The lowest frequency range derived by division of the master oscillator frequency is 4 to 8 MHz. This is mixed with a 31.5 MHz crystal oscillator to produce a signal frequency in the range 35.5 to 39.5 MHz. Unwanted mixer products are then removed by a surface acoustic wave (SAW) band-pass filter. The signal is then further mixed with the output of a 35.5 MHz LC oscillator to produce an output in the range 10 kHz to 4 MHz. The crystal oscillator and the LC oscillator are phase locked to maintain an exact 4 MHz frequency difference.

#### Counter/synchronizer

6. The carrier frequency is indicated by a frequency counter in the unlocked mode. Greater stability can then be achieved by the locking process. This is a synchronized mode of operation, selecting the displayed output frequency and locking this to a high stability internal reference oscillator. Control of the master oscillator motor drive is also via the counter/synchronizer circuits providing the frequency selection and sweep facility.

#### Modulation processing

7. The a.m. and f.m. drive to the modulators may be derived from either an internal oscillator or an external source. On selection of AM or PULSE MOD the signal is passed through a double balanced mixer type modulator. When FM is selected the modulation is achieved by a varactor located in the master oscillator tuned circuit.

#### Output processing

8. Two output amplifiers are utilized, both incorporating automatic level control. The first covers the frequency range 10 kHz to 4 MHz and the second 4 MHz to 1024 MHz. The amplifier outputs are fed to a 6 dB step attenuator assembly to enable output levels of between 0.2  $\mu$ V e.m.f. and 4 V e.m.f. in c.w. and f.m. modes, (2 V e.m.f. for a.m.) to be selected. Attenuator pads are actuated electro-mechanically according to the instructions received from the generator control circuitry.

9. The final stage of the 2017 is a reverse power protection unit.

#### Microprocessor control

10. An advanced microprocessor based controller allows convenient keyboard or GPIB control of 2017 functions.




Fig. 1 2017 simplified block diagram



Chapter 4-1

BRIEF TECHNICAL DESCRIPTION

CONTENTS

Para.

- 1 Introduction
- 2 Circuit summary
- 2 Frequency generation
- 6 Counter/synchronizer
- 7 Modulation processing
- 8 Output processing
- 11 Microprocessor control

Fig.

- |  | Page |
|--|------|
| 1 2017 Simplified block diagram ... .. | 3/4  |

INTRODUCTION

1. The following summary is an outline circuit description of the instrument and is intended to be read in conjunction with the block diagram. Detailed descriptions of each stage are given in Chap. 4-2.

CIRCUIT SUMMARY

Frequency generation

2. The 2017 utilizes one foreshortened coaxial line low noise oscillator covering the range 256 to 512 MHz from which all other carrier frequencies are derived. Frequencies from 4 MHz to 256 MHz are obtained by successive division by two in a total of six ranges. Frequencies from 10 kHz to 4 MHz are obtained by a mixing process derived from the 4 to 8 MHz range.

3. 4 MHz to 512 MHz. The low noise master oscillator covers a frequency range of 256 MHz to 512 MHz. Frequencies from 4 MHz to 256 MHz are obtained by dividing down the master oscillator range with six successive divide-by-two networks.

4. 512 MHz to 1024 MHz. The master oscillator frequency is utilized to phase lock one of two voltage controlled oscillators which together cover the range 512 MHz to 1024 MHz. This enables the low noise properties of the master oscillator to be transferred to this frequency range.

5. 10 kHz to 4 MHz. The lowest frequency range derived by division of the master oscillator frequency is 4 to 8 MHz. This is mixed with a 31.5 MHz crystal oscillator to produce a signal frequency in the range 35.5 to 39.5 MHz. Unwanted mixer products are then removed by a surface acoustic wave (SAW) band-pass filter. The signal is then further mixed with the output of a 35.5 MHz LC oscillator to produce an output in the range 10 kHz to 4 MHz. The crystal oscillator and the LC oscillator are phase locked to maintain an exact 4 MHz frequency difference.

#### Counter/synchronizer

6. The carrier frequency is indicated by a frequency counter in the unlocked mode. Greater stability can then be achieved by the locking process. This is a synchronized mode of operation, selecting the displayed output frequency and locking this to a high stability internal reference oscillator. Control of the master oscillator motor drive is also via the counter/synchronizer circuits providing the frequency selection and sweep facility.

#### Modulation processing

7. The a.m. and f.m. drive to the modulators may be derived from either an internal oscillator or an external source. Selection of modulation depth, deviation or internal oscillator is carried out on the front panel or by a programmable source. On selection of AM or Pulse Mod the signal is passed through a double balanced mixer type modulator. When FM is selected the modulation is achieved by a varactor located in the master oscillator tuned circuit.

#### Output processing

8. Two output amplifiers are utilized, both incorporating automatic level control. The first covers the frequency range 10 kHz to 4 MHz and the second 4 MHz to 1024 MHz. The second amplifier has additional fine level control and output level error correction required for the higher frequencies.

9. Outputs from the amplifiers are up to 4 V e.m.f. in c.w. and f.m. modes, (2 V e.m.f. for a.m.). This output is controlled by attenuator circuits to give selected level outputs of between 0.2  $\mu$ V e.m.f. and 4 V e.m.f. in 0.1 dB $\mu$ V steps. The amount of attenuation can be selected manually by either the r.f. level COARSE and FINE controls or entered via the keyboard. Alternatively selection can be made by a remote programmed source.

10. The final stage of the 2017 incorporates a reverse power protection. This is a safeguard to protect against possible damage to the attenuator unit by the accidental use of a transceiver's transmit mode and will protect the output attenuators against these unwanted reverse power levels for up to 50 watts.

#### Microprocessor control

11. Functions of the 2017 are controlled by the manual front panel controls or by entering the requirement on the keyboard and consequently the microprocessor, see Fig. 2 below. Alternative remote control is made easy by the GPIB interface also fitted to the 2017.




Fig. 1 2017 Simplified block diagram

Chapter 4-2

TECHNICAL DESCRIPTION

CONTENTS

Para.	
1	Master oscillator (AS1)
5	Divider chain (AA11)
11	RF Sub-unit 'A' (AA22)
11	Frequency doubler circuit
14	Pulse amplifiers (AA23, AA24)
15	Amplitude modulator (AA21)
16	Double balanced mixer stage
17	Audio signal processing
19	Pulse processing
21	Range 9 ON selection
25	Low-pass filters (AA31)
27	Low-pass filters, circuit description
33	Output amplifiers and ALC (AB2)
34	High frequency amplifier circuit description (4-1024 MHz)
36	Low frequency amplifier circuit description (10 kHz-4 MHz)
38	ALC operation
40	ALC circuit description
48	ALC store
55	Carrier off condition
56	10 kHz-4 MHz processing board (AB1)
58	AB1 circuit description
65	RF output level
66	Attenuator (AT0)
68	Reverse power protection (AR0)
69	RPP control
73	Overload condition
76	Fine level control (AS2/AS3)
79	AM and attenuator control (AS4)
79	Attenuator control
80	AM control
81	ALC limits detector
84	Modulation leveller (AS3)
84	Manual fine level A-D and D-A converter
89	Range one calibration
90	Modulation leveller circuit
97	Modulation oscillator (AK4)
101	FM control (AS5)
107	FM deviation (fine control)
114	FM deviation (coarse control)
116	Fine tune and synchronization
119	Summing amplifier IC9
120	Varactor drive amplifier TR16-TR22
121	Non-linear feedback (wide deviation)
126	Wide and narrow deviation control
130	Gain compensation (narrow deviation)
134	VCO steering and motor drive (AS2)
135	VCO circuit description

Para.	
140	Motor drive circuit description
144	Motor direction
147	Synchronizer/counter 'A' (AL5)
148	Counter mode
150	Counter input signal routing (AL4/AL5)
159	Decade counter operation (Unlock Mode) (AL4/AL5)
161	MUX/DEMUX address sequencer
164	Range 1 (10 kHz-4 MHz) subtractor
166	Range 1 blanking (under-ranging)
168	Frequency lock mode (synchronizer operation)
169	Variable ratio divider
170	Dual modulus divider
171	Pre-set decade counters
172	VRD cycle reset
173	Principle of VRD operation
178	Out-of-lock state (AL4/AL5)
179	Lock transition circuit (AL4/AL5)
182	Synchronizer/counter 'B' (AL4)
183	Standard dividers
184	Counter time base
189	Period comparator
195	Out-of-lock control
199	Motor drive control
204	Phase detector
210	Threshold detector
212	Lock indicator circuit
214	Display (AL1)
217	Display drive (AL2)
220	8 bit parallel-out-serial-input registers
223	AM or FM ON/OFF lamp drive logic
226	Microprocessor system (AL3)
236	8085A instruction cycle
241	Input/output
243	Re-set
244	Clock
245	Latches board (AS2)
247	Circuit description
249	GPIB (AL3/AG1)
252	Data bus
253	Interface management bus
254	Handshake or data transfer bus
255	Bus operation
256	Handshake procedure
258	Chassis (A0)
258	AC Pre-regulator and mains selector (AP1)
261	Circuit description (AP1)
262	Mains supply range tappings (SKAK)
263	Zero current sensing (AP1)
265	Control circuit power supply (AP1)
266	Inhibit circuit (AP1)
268	Voltage sensor (AP1)
269	Peak position sensor (AP1)
270	Triac drivers (AP1)
271	Voltage stabilizers (AP2)
273	Keyboards (AK1, AK2, AK3)

Table	Page
1 Attenuator logic (AS4) ... ..	26
2 FM deviation coarse control (AL4/AL5) ... ..	34
3 Counting process (AL4/AL5) ... ..	43
4 Counter/VRD input signal routing (AL4/AL5) ... ..	46
5 Counter modes of operation ... ..	47
6 Range 1 recoding (AL5) ... ..	51
7 Frequency division in the variable ratio divider (AL5) ... ..	54
8 Period comparator threshold generator (AL4) ... ..	64
9 Program address data (AL3) ... ..	79
10 Latches board address sequence (AS2) ... ..	82

Fig.	Page
1 Master oscillator (AS1) .. ...	5
2 Divider chain (AA11) ... ..	6
3 RF Sub-unit 'A' (frequency doubler) (AA22) ... ..	8
4 Phase lock loop amplifier (AA25/AA21) ... ..	9
5 Modulator unit (AA21) ... ..	11
6 Range 9 ON selection (AA21) ... ..	12
7 First and second half octave filter characteristics (AA31) ... ..	14
8 Output amplifiers and ALC (AB2) .. ...	16
9 ALC clamp operation (AB2) ... ..	18
10 ALC store and update operation (AB2) ... ..	20
11 10 kHz - 4MHz Range 1 processing (AB1) ... ..	22
12 RF output fine level control (AS2/AS3) ... ..	25
13 Voltage/time converter (AL3/AS3) ... ..	26
14 Modulation leveller (external mod) (AS3) ... ..	28/27
15 FM control (AS5) ... ..	32
16 Narrow deviation (30 dB) control (AS5) ... ..	36
17 Varactor diode control voltages (AS2) ... ..	38
18 Constant speed feedback circuit (AS2) ... ..	39
19 Fast, slow and sweep motor drive control (AS2) .. ...	40
20 Counter synchronizer simplified block diagram (AL4/AL5) .. ...	42/41
21 Counter mode of operation (AL5) ... ..	44
22 MUX/Decoder 8 digit display; counter mode (AL1, AL2, AL5) ... ..	48
23 MUX/DEMUX Counter mode timing waveforms (AL5) ... ..	49
24 MUX/DEMUX address sequencer (AL5) ... ..	50
25 Range 2-9 decade counting (AL5) ... ..	51
26 Range 1 subtractor circuit (AL5) ... ..	52
27 Range 1 under-ranging circuit (AL5) ... ..	53
28 Variable ratio divider in Frequency Lock mode (AL5) ... ..	55/56
29 Lock transition circuit (AL5) ... ..	59
30a Counter timebase (AL4) ... ..	61/62
30b Simplified counter timebase (AL4) ... ..	61/62
31 Period comparator threshold generator (AL4) ... ..	63
32 Out-of-lock control (AL4) ... ..	65
33 Out-of-lock control, timing waveforms (AL4/AL5) .. ...	66
34 Motor drive control (AL4) ... ..	68
35 Direction circuit timing waveforms (AL4) ... ..	69
36 Phase detector timing waveforms (AL4) ... ..	70
37 Threshold detector (AL4) ... ..	72
38 Lock indicator control (AL4) ... ..	73
39 Modulation and level display drive (AL2) ... ..	74
40 Carrier frequency display drive (AL2) ... ..	74
41 Parallel-out-serial-input registers (AL2) ... ..	75
42 Parallel-out-serial-input data (AL2) ... ..	76
43a AM OFF logic (AL2) ... ..	77
43b AM level error logic (AL2) ... ..	77

Fig.							Page
44	8085A Microprocessor system (AL3)	...	...	...	...	...	78
45	Interface bus structure (AG1)	...	...	...	...	...	83
46	Handshake procedure	...	...	...	...	...	85
47	Pre-regulator simplified block diagram (AP1)	...	...	...	...	...	86
48	115/230 V mains supply tappings (SKAK)	..	...	...	...	...	87
49	Current sensor output pulses (AP1)	...	...	...	...	...	88
50	Zero current sensor circuit (AP1)	...	...	...	...	...	89
51	Control circuit power supply (AP1)	...	...	...	...	...	89
52	Inhibit circuit (AP1)	...	...	...	...	...	90
53	Voltage sensor circuit (AP1)	...	...	...	...	...	91
54	Peak position sensor (AP1)	...	...	...	...	...	92
55	Triac driver (AP1)	...	...	...	...	...	93

## MASTER OSCILLATOR (AS1)

*Circuit diagram : Chap. 7, Fig. 22*

1. Master oscillator AS1 is a foreshortened coaxial line low noise design covering the range 256 to 512 MHz, it comprises a grounded base transistor TR1, transformer coupled to a high Q tuned circuit. Main tuning is achieved by varying the capacitor loading on the  $\frac{1}{4} \lambda$  line inductor either by the operation of an 11 turn manual front panel control or by a motor drive M1. End stop switches SBA, SBB take off the motor supply when the extreme clockwise or counter-clockwise position of the tuning capacitor is reached.

2. Individual components within the master oscillator are illustrated in Fig. 1. From this it can be seen that the varactor D1 couples in a further section of core, this has the effect of changing the tuned circuit capacitance and provides the means of applying frequency modulation and the electrical fine tune signal from the synchronizer. Manual fine tuning is carried out by a  $3\frac{1}{2}$  turn front panel control providing 0 to  $\pm 8$  V d.c. varactor bias voltage derived via board AS5.

3. Potentiometer R1 provides the filter section AA31 and range 9 VCO's with changeover information at the geometric mean of the frequency range of the master oscillator (355 MHz). It also provides the range 9 phase lock loop with coarse steering information.

4. The +12 V supply to TR1 collector, -0.7 V emitter supply, and the two signal voltages, to the FM on pin 6, and the electrical fine tune on pin 7, are all carefully screened to avoid spurious r.f. leakage.

Note...

No attempt should be made to solder any of the electrodes of TR1 otherwise damage to the transistor will result. Electrical contact is made by tightening the three securing screws shown until a good connection is made.






Fig. 1 Master oscillator (AS1)





IPC 4318

Fig. 2 Divider chain (AA11) simplified block diagram (with range 2 selected)

## DIVIDER CHAIN (AA11)

*Circuit diagram : Chap. 7, Fig. 15*

5. The 256 to 512 MHz signal from the Master Oscillator unit AS1 is routed through unit AA11. TR1, TR2 and TR3 act as a buffer amplifier stage providing approximately 3 dB forward gain. Signals in ranges 8 and 9, that is 256-512 MHz, are connected directly to the output bus transmission line via D3 and are unaffected by the divider network. The seven remaining ranges pass through the relevant number of divider stages before being coupled to the output bus.
6. Output divider of the selected range only is coupled to the output bus and all others are uncoupled by the action of a gating circuit ensuring that dividers not required remain 'quiet' although powered.
7. The gating circuits are controlled by the TTL outputs from IC1, these are converted to ECL levels by resistor/diode networks e.g. R35, R36, R33 and D6. The gates are connected so that, when the signal from the divider is coupled to the output transformer, the signal used for driving the following divider is uncoupled.
8. Dividers are IC3, 7, 9a, 9b, 12a and 12b; gating circuits are IC6, 8, 10, 11, 13 and 14, and the output bus transformer coupling is carried out by diodes D5, 7, 9, 11, 13 and 15.
9. The output bus signal is then connected through the power splitter to two amplifiers. The synchronizer/counter buffer amplifier TR4, TR5 gives 0 dB forward gain and high backloss, and has its supplies isolated to prevent unwanted synchronizer signals being fed into the main signal path.
10. The second output buffer amplifier comprising TR6-TR9 provides the high output signal level required by the amplitude modulator on board AA21. Voltage/current feedback ensures a 10 dB gain, flat between 4 and 512 MHz.

## RF SUB-UNIT 'A' (AA22)

*Circuit diagram : Chap. 7, Fig. 17*

### Frequency doubler circuit

11. AA22 operates in conjunction with circuitry on AA21 to provide the Range 9, 512-1024 MHz signals. The 256-512 MHz signal from AS1 Master Oscillator fed via AA11 is phase locked to one of two varactor controlled oscillators (VCOs) which cover the frequency range 512-1024 MHz. Both signals are fed to a phase detector AA25 whose output controls the VCO frequency in a phase locked loop circuit. Selection of the required VCO is carried out by switching the supply rail which also has the effect of turning on the appropriate output diode D5 or D7 of AA26 thus routing the signal to the buffer amplifier TR1-3.
12. VCO selection is carried out by the Low/High instruction at the geometric mean of the master oscillator frequency (for details see AS2 technical description). The VCO is steered to a frequency approximately double the input frequency by the varactor diode control voltage. This is derived from the steering potentiometer RV1 linked to the master oscillator gear box. Steering potentiometer voltage initiates two different ramp outputs, one for each VCO (see AS2 technical description). These are fed from AS2 as the VCO




Fig. 3 RF Sub-unit 'A' (Frequency doubler) simplified block diagram (AA22)

steering voltage to be summed with the output of a search oscillator in the phase lock loop, formed by IC1 AA21 and its associated Wien bridge network.

13. The output of IC1 subsequently provides a swept varactor diode control to sweep not the entire frequency band but only a limited range near to the required fundamental frequency. Phase locking will then occur and the search oscillation ceases. The Wien bridge search oscillator is shown in Fig. 4. C5, C6, R9, R10 form the frequency dependent network and R8, R12 set the gain. When out of phase, point A appears to be at low impedance so that the gain of AA21 IC1 is  $\frac{R8 + R12}{R12}$  which is  $>3$ . This satisfies the oscillatory condition for a Wien bridge circuit. When phase lock occurs, point A opposes movement of point B and so appears to be at high impedance. IC1 gain becomes  $\frac{R8}{R12}$  which is  $<3$ , this prevents further oscillation and IC1 reverts to a straight amplifier. Typical lock and search varactor diode control voltages are as follows:

	<i>Locked</i>	<i>Search</i>
(i)	6.5 V	$\begin{matrix} / & 9.1 \text{ V} \\ \backslash & 4.0 \text{ V} \end{matrix}$
(ii)	4.3 V	$\begin{matrix} / & 6.9 \text{ V} \\ \backslash & 1.7 \text{ V} \end{matrix}$
(iii)	2 V	$\begin{matrix} / & 4.5 \text{ V} \\ \backslash & -0.6 \text{ V} \end{matrix}$




Fig. 4 Phase lock loop amplifier (AA25/AA21)

Pulse amplifiers (AA23, AA24)

14. These are described in the amplitude modulator AA21 circuit description.

## AMPLITUDE MODULATOR (AA21)

*Circuit diagram : Chap. 7, Fig. 16*

15. Conventional amplitude modulation with depths variable from 0-99%, and pulse modulation are both obtainable in 2017. Two balanced mixers in cascade provide the modulation. The second, X2, carries out most of the modulation at low modulation depths. The first, X1, has a sufficiently large bias current to turn the diodes well on until large negative excursions of the audio waveform turn them off. Thus the first mixer deepens the troughs at high modulation depths, and the pair give ample carrier rejection for pulse modulation. Gain is achieved by a series of 5 dB amplifier stages; these each have a combination of shunt and series feedback to give flat gain to 1024 MHz with the minimum of adjustment.

### Double balanced mixer stage

16. RF input to the first mixer stage is via SKCB or SKCC. Mixer X1 is driven with five times greater bias and audio current than mixer X2 as shown in Fig. 5. TR22 emitter follower gives a low distortion a.f. input to the i.f. port and also helps to alleviate possible diode junction non-linearity. The two stage amplifier TR15,16 TR20,21 boosts the signal to around 400 mV to feed mixer X2 ensuring sufficient drive and low distortion.

### Audio signal processing

17. Two sources of audio signal may be used, the internal modulation oscillator or an external generator via the 600  $\Omega$  front panel input socket. These signals are passed through the modulation leveller board AS3 (either unlevelled or levelled) which outputs a 2 V r.m.s. signal. Incremental selection is obtained by an 8 bit digital-to-analogue converter, board AS4, the output of which, when 1 V r.m.s., represents 100% a.m. The a.f. signal bias current is then fed to board AA21 op-amp IC2, via the r.f. box AA22 where a 600  $\Omega$  audio filter prevents r.f. leakage. R62 sets the bias current for the mixers and final setting of gain. Audio gain can also be adjusted on the D/A board AS4 by R25.

18. When r.f. output levels in the range 2 to 4 V e.m.f. are selected (i.e. peak output) the bias current is doubled by switching on TR23 allowing the mixers to pass an extra 6 dB of signal. In this mode a.m. is not possible.

### Pulse processing

19. RF screening of the pulse input front panel socket is carried out by two amplifier boards AA23, AA24, contained in the screened enclosure of board AA22. These present a high back-loss to r.f. signals whilst still providing sufficient bandwidth to avoid distorting the incoming pulses. R3, AA23 sets the d.c. output offset of these amplifiers and is adjusted so that with zero input, the mixers are turned completely off. The pulses can be overridden by a TTL instruction applied to AA24 pin 3. The pulse amplifiers then provide a peak d.c. level, used by the ALC system for pulse mode levelling.




Fig. 5 Modulator unit (AA21) simplified block diagram

20. Pulse signals are then routed to a simple two stage d.c. coupled transistor feedback amplifier TR17b, TR18 on AA21. TR17a provides temperature compensation. From this the signal passes to the mixers X1 and X2 via the relay contacts of RLA. The function of IC1 is described in board AA22 circuit description.

Range 9 ON selection

21. When Ranges 1-8 are selected the Range 9 ON line is held 'low', TR1, TR3 and TR4 are turned off and TR5 is turned on. The junction of TR4/TR5 emitters is connected to p.i.n. diode switching lines A, B and D. These are connected to a series of diodes on AA22 as shown in Fig. 6 below.




Fig. 6 Range 9 ON selection (AA21)

22. When AA21 TR5 turns on, current is drawn through the diode switching lines A, B, D and AA21 R1, turning on AA22 diodes D2, D4 and AA21, D1. AA22 diodes D1, D3, D5 and AA21, D2 are turned off allowing the Ranges 1-8 signals (4-512 MHz) at SKBZ to pass via C18 through SKCB to AA21 modulator X1. When Range 9 ON is asserted 'high' at AA21 PLCE pin 5, TR1, TR3 and TR4 are turned on and TR5 is turned off; current flow is now from AA21 TR4, through diode switching lines A, B, C and D. AA22 diodes D1, D3, D5 and AA21 D2 are turned on. AA22 diodes D2, D4 and AA21 D1 are turned off. The Range 9 input signal (256-512 MHz) at SKBZ is then routed via AA22 D1 to the phase detector AA25 to be compared with the VCO signal. Output on Range 9 is taken from the AA26 VCO output. PLCC (512-1024 MHz) to AA21 SKCC, C2 and D2 to modulator X1, current flow and signal path are illustrated in Fig. 6. The three stages of diode switching used in this circuit, each isolated in its own screened box, are designed in this manner to provide isolation of unwanted sub-harmonic when Range 9 is on.

23. On selecting Range 9 TR3, TR8 and TR11 are all turned on. The low/high instruction originated on board AS7 is fed to the bases of TR9 and TR12. On asserting 'low' TR9 and TR10 turn on and +12 V low VCO supply is fed through TR11 and TR10 to AA22. When 'high' is asserted TR9 and TR10 turn off and TR12 turns on connecting +12 V high VCO supply through TR11 and TR12 to AA22. TR13 and TR14, also connected to the high VCO line, are turned on to connect R37 to the search oscillators lead/lag filter C9/R25/R26.

24. Search oscillator on/off control. One further function of the Range 9 ON instruction is to turn both TR7 and TR6 off allowing the search oscillator IC1 to operate. When Ranges 1-8 are selected TR7 and TR6 are turned on and IC1 is disabled by earthing pin 3.

#### LOW-PASS FILTERS (AA31)

*Circuit diagram : Chap. 7, Fig. 18*

25. The function of this board is to filter and therefore reduce the harmonic content of the signal produced at the output of the amplitude modulator AA21. Each octave frequency range from 4 MHz to 1024 MHz requires two low-pass filters. This results in a total of 16 filters of which only one is in use at any given frequency. Range 1, 10 kHz to 4 MHz, does not require separate low-pass filtering.

26. The use of two filters per range, i.e. upper and lower half octave, is necessary to satisfactorily reduce the second harmonic of the lower half octave signal, see Fig. 7.






Fig. 7 First and second half octave filter characteristics (AA31)

Low-pass filters, circuit description

27. PLCL pins 4, 5, 9 and 11 provide 4 bits of input data 1, 2, 4, 8 where the most significant bit is 8. This is driven by the inverted low, 'high' VCO changeover line which itself is derived from R1 on AS1.

28. If the selected frequency is in the upper half octave of any range PLCL pin 9 instruction is 'low', TR1 collector and IC1 pin 20 are 'high'. Output from IC1 will be 'low' on one of the eight pins 9 to 17 selecting the relevant filter from the upper bank, all other outputs remain 'high'.

29. Selection of a frequency in the lower half octave of any range gives a 'low' instruction at PLCL. TR1 collector and IC1 pin 20 voltage will be 'low' and the 'low' output from IC1 will be on one of the pins 1 to 8 selecting a filter from the lower bank.

30. Ranges 1 and 2, although selected initially by separate instructions to IC1, have the outputs combined by IC3 to use the same filters. Range 9 line is decoded separately by IC2 and a connection to TR1 collector enables either the upper or lower octave filter as appropriate. IC2 also disables range 8 filters when range 9 is selected.

31. Frequency input to the board is from PLCJ; R4, R5, R6 form a 6 dB matching attenuator, TR3 and TR5 each provide 5 dB gain. C15 couples the signal input to the 50 Ω filter input bus. Two output buses connect the filter outputs to C91, the upper half octave filters, ranges 1 to 8, operate via D51 and range 9 via D49. The lower half octave filters, ranges 1 to 8, operate via D52 and range 9 via D47. TR23 and TR25 provide a further 10 dB gain, R97 is selected to give the correct output level.

32. The filters are selected in the following manner : assume a frequency in the upper octave of range 2 has been selected. IC1 pin 10 and IC3b2 pin 11 outputs are low and TR7 is biased on through D6/R28 voltage off-set components. Voltage on TR7 collector rises to +12 V, current flows through R31, D7, the output bus, D51 and R88 to earth. Current also flows in parallel through L9, L10, D8, the input bus, and R23 to earth, effectively coupling the filter to the input and output bus. Filters not in use have the switching

diodes reverse biased by a standing -12 V applied to each switching transistor collector.

## OUTPUT AMPLIFIERS AND ALC (AB2)

*Circuit diagram : Chap. 7, Fig. 21*

33. The function of board AB2 is to provide amplification to the maximum required output level and automatic level control. Signals from AA31 filter board (4-1024 MHz) are passed through the high frequency output amplifier stages TR15-TR26 to the output. Range 1 (10 kHz-4 MHz) signal path is from unit AB1, through the low noise three stage amplifier TR2-TR4 followed by a class A push-pull output amplifier TR6-TR12. Operation of the ALC maintains an accurate output level and an effective source impedance of 50  $\Omega$ .

### High frequency amplifier circuit description (4-1024 MHz)

34. Input from the filter board AA31 is passed through steering diode D27 to +5 dB amplifier TR15 and then to diodes D3 to D7 linear level controller. This controls the carrier amplitude in direct response to given microprocessor level instructions. R56 is adjusted in conjunction with R137 for linearity. TR18 and TR22 provide a further two +5 dB gain stages, R74 adjusts the level and R96 sets TR22  $I_c$  for the least carrier distortion. L9, C42, R76 forms a low Q tuned circuit at 3.8 MHz and provides compensation for high-pass effects caused by the numerous .039  $\mu$ F coupling capacitors used within AB2.

35. The final stages of amplification are carried out by two stud transistors TR23, TR26, both these contain beryllia (see Notes and Cautions). TR23 current driver stage is supplied by the +12 V rail and draws approximately 135 mA d.c. TR26 is supplied by the +22 V rail and the current adjusted by R100 for 200 mA d.c. C64 couples the output to T1 step up transformer and R108 output 50  $\Omega$  source resistor. Connection to the output socket is made through relay RLA, attenuator ATO and the reverse power protection (r.p.p.) circuit.

### Low frequency amplifier circuit description (10 kHz-4 MHz)

36. The lowest divided range signal from AA31 (4-8 MHz) is passed through steering diode D2 and out via SKCP to be processed by unit AB1, after processing the signal now in the range 10 kHz-4 MHz is re-entered via PLCX pin 7 from where it is fed to the low noise three stage amplifier TR2, 3, 4. The amplifier is used to provide the variable output level in direct response to given microprocessor level instructions. FET TR1b operates as a d.c. controlled variable resistance in the amplifier's feedback. Its control voltage is produced by a d.c. mimic circuit TR1a, IC1, IC2 in which the gain of IC1 is identical to the gain needed in the signal amplifier TR2-4. Integrating comparator IC2 produces the gate drive voltage for the matched f.e.t's TR1a, b. The reference voltage across R2, amplified by IC1, is held equal to the level instruction voltage across R111.

37. TR5 normally applies 6 dB attenuation which is removed when an instruction for full output is made. TR6 to TR12 form a class A push-pull amplifier. Connection to the output socket is made through R37 source resistor, relay RLA, attenuator ATO, and the reverse power protection in common with the high frequency signal path.




Fig. 8 Output amplifiers and ALC, (AB2) simplified block diagram

### ALC operation

38. The purpose of the ALC circuit is to maintain an accurate output level and source impedance of 50  $\Omega$  at the output despite changes in the amplifier's output load impedance. A highly linear detector monitors the signal level at the junction of T1/R108 and its d.c. output is compared with a reference voltage to provide automatic level correction. Further refinements include a linear level control directly driven by the reference voltage which ensures rapid level adjustment to approximately the correct level before the slower integrating feedback loop takes effect.

39. An ALC store circuit is also incorporated, and is brought into circuit whenever Pulse Modulation or VOR/ILS a.m. is selected. The ALC loop is open circuited and an alternative loop correction voltage is applied, derived from a digital store. If the operating frequency of the generator is changed by a significant amount an update sequence operates to readjust the level of the stored voltage so maintaining the level accuracy.

### ALC circuit description

40. Linear-level-control. When an r.f. level is selected the microprocessor gives an appropriate ALC instruction (between +1 V to +2 V) to board AB2, PLCW pin 16, and from there to pin 3 of buffer amplifier IC4. Output of IC4 is connected via IC5a to the linear drive line, through a link across PLCW pins 9 and 11, along the linear control line through D10, L7, L6 to the linear-level-controller D3-D7. IC5a improves the linearity of D3-D7. The linear-level-controller provides an immediate approximation of the required level, the slower acting error-level-control feedback loop then correcting any level inaccuracies.

41. Error-level-control. Changes in level are sensed by D16, a Schottky diode which is forward biased at 4  $\mu$ A by R160 and buffered by op. amp. IC9. The temperature dependent voltage drop of D16 is exactly compensated for by matched diode D15.

42. The detector voltage at the output of IC9, a positive-going d.c., is compared with a reference voltage  $V_b$  (see Fig. 8) produced by the microprocessor via a D-A converter. Both signal voltages are fed to IC8 d.c. integrating comparator to produce an error voltage  $V_a$ . IC9 detector voltage is fed via R77, R78 divide-by-two network, and through a link across pins 6 and 8 of PLCW (test socket). The ALC microprocessor instruction, between +1 V and +2 V from pin 16 of PLCW is fed to switched attenuator R210, R121, and IC12 programmable step gain d.c. amplifier. The gain of these may be switched to Normal x1, Full output x2, or Peak output x4.

43. In the Normal output condition (output voltages between -131 and -125 dBm) IC7b3 and IC7c3 contacts remain closed and unity gain results from IC12. Instructions to IC7b3 for Full output (c.w., f.m. and a.m. output voltages between -125 and +13 dBm) disconnect pin contacts 8 and 9 connecting R211 and R209 across IC12 to produce a gain of 6 dB.

44. Instructions for Peak output (c.w. and f.m. only, output voltages between +13 dBm and the maximum level +19 dBm) disconnect IC7c3 pin contacts 10 and 11 to remove R210 from circuit and double the ALC instruction voltage fed to IC12 and hence give a further 6 dB output. R213 and similarly R159 and R151 adjust the input offset null on IC12, IC9 and IC8 respectively.

45. IC12 reference voltage ( $V_b$ , see simplified block diagram) is compared with the detector voltage from IC9 by the d.c. integrating comparator IC8. Output from the comparator,  $V_a$ , is fed to IC6 operating as a subtractor. This removes from IC8 output the ALC reference voltage,  $V_b$ , leaving only the error drive voltage at the output of IC6,  $V_{out} = 1 (V_a - V_b)$ .

46. Unless Pulse Modulation or VOR/ILS a.m. is selected IC3b2 operates in the loop closed condition and the error drive is coupled to the error correction circuit on board AA21 via PLCW pin 5. Here TR28, 29, 37, voltage-to-current converter adjusts the current flow through D11, D13 and hence the r.f. level in all succeeding stages. The feedback loop settles at the error drive voltage which produces the r.f. output level selected, at which point the d.c. voltage from the output level monitor will exactly equal the ALC reference voltage,  $V_b$ .

47. TR38, TR39 provide two identical offset voltages to both inputs of IC8 so that its inputs and output are the same when the error drive voltage is in the centre of its working range. R153 allows the two offset voltages to be balanced.

#### ALC store

48. If either the Pulse Modulation or VOR/ILS a.m. modes of operation are in use the ALC loop is open circuited to avoid interfering with these types of modulation. The error drive voltage is then derived from a digital store via a D-A converter instead of the normal closed loop source. To prevent the opened ALC loop drifting to its limits it is held in the centre of its working range by a clamp circuit as shown in Fig. 9 below. If a significant change is made in the generator operating frequency an ALC update sequence operates to correct the stored voltage.




Fig. 9 ALC clamp operation (AB2)

49. ALC store, circuit description. The initial store operation takes place as soon as Pulse Modulation or VOR/ILS a.m. is selected. The feedback loop remains closed and modulation is inhibited for approximately 20 ms. The store circuits are controlled by a bistable TR44/TR45, together with the microprocessor lines "ALC continuous" and "ALC update". Transistors TR47/TR48 are coupled as an oscillator and, when enabled by the bistable, clock the seven stage counter IC10 previously reset via D24. This drives a D-A converter R193-R206 and buffer amplifier IC11. The output of IC11 is fed to comparator IC5b2 and increases in successive discrete steps, up to 128, until the voltage equals the error drive voltage on the other side of IC5b2.

50. When this occurs IC5b2 output sets the bistable (TR44 is turned on), preventing further oscillation from TR47/TR48. Switch IC3b2 operates via TR45 collector and pins 8 and 9 are disconnected to open the loop, also pins 10 and 11 are connected to couple the stored voltage to the error drive line and from there to board AA21. Switch IC7a3 is also operated via D19, pins 1-2 are connected together to clamp the input and output of comparator IC8. This holds the output of IC8 in the centre of the ALC working range throughout the time that the loop is in the open condition. Figs. 9 and 10 show this operation.

51. Update sequence. The microprocessor ALC update instruction is made if the frequency of the generator is changed by a significant amount. Modulation is inhibited and the ALC loop again closed for approximately 20 ms. The process begins when the microprocessor gives a 15 ms logic '1' instruction to the base of TR41 via PLCW pin 2. TR41 and TR43 cause the bistable circuit TR44/TR45 to reset via R177. Seven stage counter IC10 is reset at the same time via R173.

52. The previous stored voltage of IC11 is returned to 0 V and the oscillator TR47/TR48 is inhibited by TR46 via R181. Loop time constant is reduced by the removal of a capacitor C70, this is normally connected in parallel with C71 across the comparator IC8. Removing this from circuit allows the loop to settle in only a few ms to facilitate rapid memory update. This is initiated when TR42 collector goes 'low' and the switch IC7a3 open circuits pins 3 and 4.

53. On completion of the 15 ms ALC update instruction TR43 collector releases TR46 oscillator inhibit previously held via R181. This allows the oscillator to function which in turn allows the seven stage counter to be clocked, TR43 collector also releases the seven stage counter reset line via R173. The output of IC10 is fed to IC11 buffer amplifier through the D-A converter R193 to R206 giving a series of (up to 128) increasing discrete voltage steps on one input of comparator IC5b2.

54. When the stepped voltage equals that of the closed loop error drive voltage, IC5b2 output will again set the bistable to prevent further oscillation or counter output. Switches IC3b2 and IC7a3 operate as described previously in para. 50 to connect the updated stored voltage to board AA21 and maintain the hold level (clamp) voltage at IC6 output.




Fig. 10 ALC store and update operation (AB2)

Carrier off condition

55. If Pulse Modulation or VOR/ILS a.m. is selected whilst in the Carrier off mode the ALC loop is in the store condition and this fixes the memories' first record. When Carrier on is subsequently selected the stored ALC error drive voltage is invalid. This condition is corrected by the microprocessor initiating an update sequence.

## 10 KHZ-4 MHZ PROCESSING BOARD (AB1)

*Circuit diagram : Chap. 7, Fig. 20*

56. The function of this board is to provide from the last divided range of board AA11 frequencies in the range 10 kHz to 4 MHz. The input from board AA11 is first mixed with a fixed 31.5 MHz crystal oscillator. The frequency produced, 35.5 to 39.5 MHz, is then fed through a band-pass filter and further mixed with a 35.5 MHz signal from a low noise LC oscillator to obtain the 10 kHz to 4 MHz required.

57. To achieve an accurate and stable output, the two oscillator outputs are mixed to produce a 4 MHz signal which, when divided by four, is compared with a 1 MHz reference signal from the instrument's internal standard and finally phase locked to maintain a precise 4 MHz frequency difference. Any error is used to correct the 35.5 MHz LC oscillator frequency.

### AB1 circuit description

58. Crystal controlled oscillator (TR2 and TR3). This has a resonant frequency of 31.5 MHz and includes a timed circuit in the collector of TR2 to suppress the third overtone of the crystal. TR4 amplifies and provides two outputs, one to signal mixer X1 via tuned circuit T1, C12, C34 (see (b) Fig.11 simplified block diagram) and the second via T1 coupling transformer secondary to the control mixer TR5.

59. Signal mixer X1. This is a high performance double balanced mixer and sums the 31.5 MHz fixed frequency from TR2, TR3 via amplifier TR4 and the variable 4-8 MHz input signal (a) from board AB2. Resistor R3 adjusts the signal level to X1 and TR1 amplifier drives X2 (35.5-39.5 MHz) surface acoustic wave filter. X2 selects the sum component from the signal mixer X1 output (c) and TR6 6 dB gain amplifier provides impedance matching for the filter output. TR7 and TR8 buffer the network and R38, C24, L14 compensate for losses in X2 which would otherwise be apparent at 40 MHz.

60. TR9 variable gain amplifier. Has its output level controlled by an instruction voltage from board AS3. This is the range one level reference and is adjusted for output level calibration. If the detected output level of TR9 differs from the reference voltage fed to IC4 then its output will adjust TR9 gain until such time that both inputs to IC4 are the same. A further output of IC4 is also coupled to board AS4 via TR15 to provide a visual (l.e.d.) indication of the voltage in case a malfunction occurs in the ALC line. This circuit is described in the section on AS4.

61. Signal mixer X3. R45, R46, R47 provide 6 dB of attenuation to ensure a 50  $\Omega$  source impedance to X3, another high performance double balanced mixer. The second input to this mixer is the 35.5 MHz signal (d) from TR13 amplifier and TR12 voltage controlled oscillator. The output of X3 (e) is filtered by L6, L7, C32, C33 to pass frequencies in the range 10 kHz to 4 MHz to the low frequency output amplifier board AB2. Further filtering is carried out on that board by L2, C20.

62. Phase lock loop. Frequency accuracy is maintained by a phase lock loop applied to the 35.5 MHz voltage controlled oscillator TR12. The output of TR12 (d) is passed by C56, C57, L8 and fed to gate 1 of TR5 which is a dual gate depletion type m.o.s. f.e.t. mixer. The second input to the mixer is from the crystal controlled 31.5 MHz oscillator TR2, TR3 (b) which is fed to






Fig. 11 10 kHz-4 MHz Range 1 processing (AB1) - simplified block diagram

gate 2 of TR5. The difference frequency output, 4 MHz (f), is selected by the output tuned circuit L5, C17 and fed to a limiting amplifier IC1 and a divide-by-four circuit IC2. The resultant 1 MHz signal is fed to one input of a phase comparator IC3. Comparison is made with the reference standard 1 MHz signal derived from the instrument standard on board AL4.

63. The phase comparator triggers on each low-to-high transition at the signal (pin 14) and comparator (pin 3) inputs. If the input frequency at pin 14 is higher than that at pin 3 the p-channel output at pin 13 is turned on to pull the output voltage positive. If the input frequency at pin 3 is higher than pin 14 the n-channel output at pin 13 is turned on to pull the output voltage negative. The resulting filtered voltage is applied to varactors D4, D5 to adjust the frequency of oscillator TR12. When an exact 1 MHz difference frequency is obtained at the comparator input, the p and n channels are then turned on only for a period of time corresponding to the phase difference until finally the output is decreased to zero output when both inputs are locked in phase.

64. TR12 is a voltage controlled Clapp oscillator with a series tuned tank as part of the total feedback network. An LC phase inversion is formed with C40 and C41. D4 and D5 varactors provide phase lock correction to the loop and TR13 forms a tuned amplifier to give the necessary matching to the second signal mixer X3.

## RF OUTPUT LEVEL

65. Attenuation is carried out by a coarse 6 dB step attenuator and a 6 dB fine level control. Selection is carried out by either manual control or entered on the keyboard and is displayed in units of volts e.m.f. and p.d., dB relative to 1  $\mu$ volt e.m.f. and p.d. or dBm. The units are selected by means of a front panel switch.

### Attenuator (AT0)

*Circuit diagram : Chap. 7, Fig. 30*

66. This is a coarse 6 dB step attenuator and contains  $\pi$  networks of one 6 dB pad, one 12 dB pad, one 24 dB pad and three 30 dB pads. Each pad is switched by a solenoid; for 132 dB of attenuation all relays would be de-energized as shown in the circuit diagram. Relays are selected as described in the section on AS4.

67. Partial screening is built between the input and output ends of the pads, and flags are positioned around the series resistors to improve the v.s.w.r. Pads are switched out of circuit by energizing the appropriate coil which is wound on a soft iron core. This in turn operates an armature to set the microswitches and remove the pad from circuit.

## REVERSE POWER PROTECTION (ARO)

*Circuit diagram : Chap. 7, Fig. 31*

68. The connector between the attenuator unit and the output socket incorporates a coaxial protection relay. The r.f. signal is detected and fed to a trip circuit via a comparator. With normal operating signal levels the comparator threshold is not exceeded and the relay remains energized, i.e. contact closed. With an overload the comparator output changes state and de-energizes the relay, opening the contacts. An indication of this is shown on the front panel initially by a flashing RF OFF annunciator. If the cause of the overload is removed the relay can be reset by depressing the RF ON/OFF front panel key and instantly the relay is again reset and the RF OFF annunciator turns off. If the overload is still on, depressing the RF ON/OFF key will cause the RF OFF annunciator to assume a steady on condition for 4 seconds before again resuming flashing. Each succeeding attempt to reset will incur a further 4 second cycle. This delay is to allow time for any overheated attenuator resistors to recover, preventing resetting at too frequent intervals.

### RPP control

69. When the 2017 is initially switched on, assuming that no overload is present a 'low' instruction from the microprocessor via the tripped/ $\overline{\text{reset}}$  line is fed to the base of TR2 via C7. The negative transition of this pulse is sufficient to turn on TR2 which in turn latches +5 V to one side of the relay RLA.

70. The r.f. signal via PLCU is attenuated by potentiometer chain R21-R24 and is detected by the full wave rectifier D1-D4. This is across load resistor R2 and across D5 whose inherent capacity provides the detector reservoir capacitor in addition to limiting rectified output to a maximum of 10 V. R21-R23 provides a d.c. path giving protection against a possible inadvertent d.c. overload, the input voltage d.c. threshold is approximately  $\pm 3.5$  V. IC1 is a unity gain single ended output amplifier.

71. IC2 comparator threshold level at TP1 is set to about 0.8 V by R9 so that with no or normal r.f. levels applied the comparator output at TP2 will be high and TR1 relay switch turned on. This completes an earth return to allow relay RLA to energize connecting the attenuator to the output socket. The same earth return path causes TR3 to turn on also, providing a holding path for TR2. TR4 also switches on and maintains a 'low' level instruction to the microprocessor.

72. The comparator threshold level corresponds to an overload threshold of 4.5 V r.m.s. at 1 MHz and is such that a continuous r.f. overload of  $\frac{1}{2}$  W is possible without trip-out.

### Overload condition


73. When an overload occurs, the level exceeds the threshold voltage on pin 2 and IC2 output drops to almost 0 V, TR1 is turned off; the earth return path is then broken for RLA which de-energizes. At the same time TR3 and subsequently TR2 also turns off and the +5 V supply is removed from RLA and TR4 base, TR4 turns off and a level '1' instruction is fed to the microprocessor via pin 6.

74. De-energizing the relay RLA removes the overload condition from the signal generator circuits allowing the RPP detector input to return to a normal operating level. IC2 comparator output returns high and TR1 turns back on, however latch TR2 and TR3 remain off so that no energizing voltage appears across RLA, and relay contacts remain open.

75. A front panel indication that the r.f. output has been interrupted is given by the flashing of the RF OFF annunciator. Depressing the RF ON/OFF key causes the microprocessor to initiate a reset cycle with a '0' level to once again turn on TR2 latching +5 V to remake the relay as described previously. If the overload has been removed, relay contacts will remain closed. If the overload is still present the circuit will again trip and a 4 second delay cycle described in the previous paras. will operate before a further reset cycle is initiated by the microprocessor.

Fine level control (AS2/AS3)

*Circuit diagrams : Chap. 7, Figs. 24 and 26*



*Fig. 12 RF output fine level control (AS2/AS3)*

76. Fine level control is carried out over a nominal 6 dB range. When selection is made via the keyboard an instruction is passed direct to the microprocessor, this is processed and the digital information passed via the latches board to a D-A converter. The resulting voltage is used as an ALC instruction to control the output level of the signal amplifiers.

77. If selection is made from the variable front panel manual control, the voltage from this is first compared with a voltage ramp initiated by the microprocessor in an A-D converter. When the ramp equals the value of the fine level control voltage a measure of the time taken by the ramp is noted and an appropriate digital output is made by the microprocessor, see Fig. 13.

78. The digital information from the microprocessor is then processed as a keyboard instruction would be through the latches board and D-A converter to produce the ALC instruction. Details of both A-D and D-A converter operation are given in the section on AS3 modulation leveller board.




Fig. 13 Voltage/time converter (AL3/AS3)

### AM AND ATTENUATOR CONTROL (AS4)

Circuit diagram : Chap. 7, Fig. 27

#### Attenuator control

79. Instructions from the keyboard or the manual coarse 6 dB step level control are processed by the microprocessor and an instruction via the latches board AS2 is passed to the a.m. and attenuation board AS4. Input is via plug PLBD on pins 11, 12, 13, N and P, a logic '1' causes one or more of the transistors TR2, 4, 6, 8 or 10 to turn on and consequently TR3, 5, 7, 9 or 11 are also turned on. Pads not required are then switched out of circuit by completing the earth return path from PLBP pin 4 through the turned on transistors. Logic selection for each 6 dB step from 0 to 132 dB is shown in Table 1.

TABLE 1 ATTENUATOR LOGIC (AS4)

Attenuation in 6 dB steps	0	6	12	18	24	30	36	42	48	54	60	66	72	78	84	90	96	102	108	114	120	126	132	Pads out of circuit	
Data input to PLBD	4	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	60 dB
	0	1	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1	0	0	12 dB
	1	1	1	1	1	1	1	0	1	0	0	0	1	1	1	1	1	0	1	0	0	0	0	0	30 dB
	2	1	0	1	0	1	0	0	0	0	1	0	0	1	0	1	0	0	0	0	1	0	1	0	6 dB
	3	1	1	1	1	0	0	1	0	1	0	0	1	1	1	0	0	1	0	1	0	0	0	0	24 dB

Note...

Logic '1' applied to input 4 causes two 30 dB pads to be removed from circuit via pin 14.

#### AM control

80. The function of this circuit is described in board AA21 amplitude modulator circuit description.




Fig. 14 Modulation Leveler (external mod.) (AS3)

### ALC limits detector

81. The ALC limits voltage, derived on board AB1 for range 1 and the error drive voltage derived on board AB2 for ranges 2-9, are both fed to analogue quad switch IC3a2 on board AB2. The voltage appropriate to the range selected is then connected to the ALC limits detector on AS4 board, pin 5. The circuit TR12-TR15 provides a visual indication should the ALC be inoperative or out-of-limits. It can only be seen within the confines of the instrument and is there as an aid to maintenance.

82. Upper limits circuit. If the ALC voltage is in excess of 6.2 V sufficient forward bias will be present to turn on both TR12 and TR14. Current drawn through TR14 will also turn on l.e.d. D2 to indicate that the r.f. output is too low.

83. Lower limits circuit. Whilst the ALC is within limits TR13 is turned on and the current drawn by TR13 is such that TR15 remains turned off. Only when the ALC voltage falls below 0.6 V does TR13 turn off, this allows TR15 and consequently l.e.d. D3 to turn on to indicate that the r.f. output is too high.

### MODULATION LEVELLER (AS3)

*Circuit diagram : Chap. 7, Fig. 26*

#### Manual fine level A-D and D-A converter

84. The two converters are used in conjunction with the microprocessor to effect the manual 6 dB fine control of the r.f. output level, this is illustrated in the simplified block diagram Fig. 12 and the fine level control paragraph.

85. The microprocessor repeatedly updates the fine level attenuator control by releasing the A-D reset line at SKBB pin H. When this occurs TR2 is switched off and TR3 charges C21 to produce a positive-going voltage ramp at one input of the comparator IC8. The ramp continues until the voltage on IC8 pin 3 is the same as that on pin 2.

86. The input on pin 2 is derived from the setting of the manual front panel fine level control, this is connected to R1 and R2 between the +24 V rail and earth. When both the fine level wiper voltage and the ramp voltage are of the same value IC8 comparator output causes TR4 to conduct and output an A-D ready instruction '0' level to terminate a time counter within the microprocessor.

87. After processing, a digital notation is latched from the microprocessor back to board AS3, PLBB on pins 8-11 and J-M. Alternatively a fine level request from the keyboard would be processed directly by the microprocessor and latched to the same pins on AS3.

88. IC9 D-A converter is a monolithic 8-bit high speed current output D-A accepting TTL levels, R8 provides adjustment for output level calibration on ranges 2-9. IC10 with R55 converts the current to a positive-going, low impedance voltage output. The output (ALC instruction voltage) nominally between +1 V and +2 V is fed to board AB2 providing a reference voltage to enable the ALC circuit to set the correct output level.

### Range one calibration

89. A level reference voltage derived from the wiper of R9 provides a fixed d.c. reference for range one r.f. output levels up to +126 dB $\mu$ V. This reference is fed to the Range 1 processing board AB1 comparator IC4. When peak output is requested i.e. +132 dB $\mu$ V a level '1' instruction from the microprocessor turns on TR5 and increases the reference level by a factor determined by the setting of R10, +6 dB cal. adjust.

### Modulation leveller circuit (External mod) see Fig. 14

90. Unlevelled mode. External modulation input is via the front panel socket IN 600  $\Omega$  and is matched by R36 to the single amplifier stage IC7. This has a x2 gain adjusted by R5 to give 2 V r.m.s. output for a 1 V r.m.s. input. R4 adjusts the input offset voltage of IC7, and C25 provides h.f. compensation.

91. Levelled mode. All inputs between 0.5 V and 1.5 V r.m.s. are automatically levelled to give a constant 2 V r.m.s. output from this circuit. IC1, a low noise a.f. amplifier, d.c. coupled with a fixed x1.5 gain drives an electronic attenuator comprising R15, X1.

92. IC2, IC3, TR7 and R15, X1 form an ALC loop, a fixed reference on IC3 pin 3 d.c. integrating comparator (-6.5 V) is compared with the rectified output of amplifier IC2. This has a x5 gain to provide a large input signal to the detectors D3, D4. D1 and D2 in series with the feedback path fully compensate the temperature dependent off-set voltage of diodes D3 and D4. C26 compensates the low frequency detector response. C7, C9, D3 and D4 make up a full wave p-p sensing detector, the output being fed via the load R24 to pin 2 of IC3. The loop settles at the control voltage (between 2 V and 6 V at TP14) which will provide sufficient attenuation from R15, X1 to give the correct a.f. levels at both TP8 and IC6 output. In this condition the inputs to IC3 are equal. Output amplifier IC6 has a gain of approximately x3, R6 adjusts the input off-set voltage and R7 calibrates the mod level.

93. TR7 supplies the necessary current drive for X1 (0-25 mA) and R21 thermistor compensates for the temperature coefficient of X1 attenuator. IC3 output is prevented from going negative by D5, D8 limits the differential input to IC3 when insufficient a.f. is present for the loop to level.

94. ALC limits detector, IC4 monitors the attenuator drive voltage at TP14 ensuring that it is within the limits 0-6.1 V. If the voltage is within this range D6 and D7 are unable to conduct. IC4 pin 2 is biased to approximately 0.7 V by the potential divider R29, R30, pin 3 is biased by R31, R32 to approximately 100 mV less than pin 2 causing the output of IC4 to sit at or near -12 V. As a result D10 conducts, TR1 is held off and a logic '1' +5 V (within limits) indication is passed to the microprocessor via the latches board AS2.

95. If the voltage at TP14 is less than 0 V, D7 conducts pulling IC4 pin 2 more negative thus reversing the polarity of the output. D11 conducts turning TR1 on, a logic '0' (out-of-limits) indication is passed to the microprocessor, and the a.m. or f.m. modulation OFF annunciator is repeatedly turned on and off to indicate an out-of-limits condition.

96. If the voltage at TP14 is greater than 6.1 V, D6 and D9 conduct raising the voltage at IC4 pin 3. Again the output of IC4 is reversed in polarity



causing D11 to conduct, TR1 turns on, and a logic '0' is again processed as described in the para. above.

## MODULATION OSCILLATOR (AK4)

*Circuit diagram : Chap. 7, Fig. 29*

97. The modulation oscillator is resistor-capacitor coupled and maintained by operational amplifiers. An oscillatory loop contains a multiple feedback path filter IC3 and a drive buffer IC2. This has variable gain adjusted by a photo-coupled resistor (X1a2).

98. A diode detector D1-D5 monitors the oscillator output and drives the photo-coupler X1b2 to achieve constant output. This results in an oscillator free of amplitude variations (bounce). TR2 f.e.t. turns the oscillator off through TR1 and IC1 allowing remote control operation.

99. The oscillator has five ranges and an off position, in the off position the filter is shorted out to stop oscillation. Ranges are selected by the 5-position switch SA to give the following : (i) 400 Hz fixed, (ii) 1000 Hz fixed, (iii) 20 Hz-200 Hz variable, (iv) 200 Hz-2 kHz variable, (v) 2 kHz-20 kHz variable.

100. IC4 is the output buffer amplifier with two outputs, the first, 0  $\Omega$ , is routed via PLU pin 3 to drive the internal modulation functions. The second output 600  $\Omega$  is to the front panel socket via PLU pin 14. R18 sets the output level.

## FM CONTROL (AS5)


*Circuit diagram : Chap. 7, Fig. 28*

101. Frequency modulation is obtained by varying the master oscillator varactor voltage on AS1. A fixed level frequency modulation signal is fed to board AS5 at PLBC pin m, also fed in on PLBC are -12 V, +12 V and +24 V d.c. supplies. A +70 V d.c. supply is supplied via PLBM pin 12.

102. A large voltage swing is required on the varactor and this is produced by a discrete low noise drive amplifier operating from the +70 V rail. The rail is highly stable and is used as a low noise reference voltage for the f.m. processing circuits.

103. In addition to f.m. the varactor provides synchronization control of the master oscillator. The synchronizer output signal 0 V-+20 V is fed to AS5 on SKBN and summed with the voltage from the front panel Fine Tune control. FM deviation control is carried out by a switched gain amplifier IC7 for coarse adjustments together with a digital-to-analogue converter IC4, IC5, IC6 for fine adjustments.

104. For wide deviations the logarithmic voltage-to-frequency characteristic of the varactor is compensated for by non-linear feedback round the varactor drive amplifier. For narrow deviations a 30 dB attenuator is switched into circuit between the varactor and its drive amplifier. The non-linear feedback is then bypassed since the varactor is essentially linear for small deviations.



1PC 4373

Fig. 15 FM control (AS5)

105. The synchronizer significantly changes the bias voltage on the varactor so a further gain controlled amplifier IC2 is used to maintain the calibration of narrow f.m. deviation despite changes in varactor sensitivity.

106. There are no f.m. tracking circuits since this is carried out by the microprocessor using data from a PROM. This is fixed at the time of initial calibration and requires no maintenance. Should the master oscillator require renewal a suitable programmed PROM will be supplied with it.

#### FM deviation (fine control)

107. A fixed f.m. signal of constant amplitude is fed to the fine control circuit from the modulation oscillator AK4 to PLBC pin M and from there to IC4 input. Fine f.m. control is achieved via PLBC with an 11-bit binary instruction from the microprocessor. The 3 m.s.b's (most significant bits) are fed from pins 6, H and 7 to a discrete D-A converter TR1 to TR9. The 8 l.s.b's (least significant bits) are fed from pins 2 to 5 and C to F to IC4, IC5, IC6 D-A converter. Outputs from both the converters are combined on the zero voltage, current summing bus connected to IC1 pin 2.

108. The output current of the lowest significant bits D-A is drawn through R61 and the most significant bits' currents are summed with this through one or more of the three resistors R38, R39 or R40 depending on which of the three f.e.t's TR7, TR8 or TR9 are switched on.

109. The 8-bit D-A converter IC4, IC5 uses two standard multiplying D-A converters, IC4 receives f.m. drive current via R56 and an offsetting current through R57 so that the input to IC4 pin 14 is always a positive current. The output of IC4 is a current whose value is proportional to the input current and the decoded 8-bit binary digital input.

110. IC5 performs the same function as IC4, R59 offsetting the input but without the audio being applied. Its digitally controlled output is fed, together with IC4 output, to IC6. This is an operational subtractor and produces an output voltage at pin 6 which is proportional to the difference between IC4 output current and IC5 output current. The offset component is common to both IC4 and IC5 and so is eliminated leaving only the digitally controlled attenuated audio voltage. This drives a current through R61 to the current summing bus.

111. TR7 switches R38 into circuit to provide the current selected by the m.s.b. of the 11 bits of the fine level data. Similarly TR8 and TR9, operated by the next two m.s.b's switch in R39 and/or R40 to add a half or a quarter respectively of the m.s.b. current to the summing bus. In the quiescent condition TR7 is normally off, driven by R32 to -12 V. A level '1' instruction turns on TR1 and TR4 causing TR7 to turn on. TR8 and TR9 are switched in an identical manner.

112. The total bus current when summed, flows through feedback resistor R22 and since IC1 pin 3 is at earth potential pin 2 will be a virtual-earth and only the output at pin 6 reflects a voltage proportional to the current of the summing bus.

113. IC2 is a variable gain amplifier and provides compensation when narrow f.m. deviations are selected, (see para. 130). The output of IC2 passes to the coarse f.m. control.

FM deviation (coarse control)

114. There are three coarse steps of f.m. deviation control, each of 10 dB, which are connected by relays to a virtual-earth operational amplifier IC7. RLA is the f.m. on/off relay; when off the relay is de-energized and the f.m. drive line is earthed. When RLA is energized (f.m. on) the drive is taken from IC2 pin 6 and through the relay on pins 7 and 4 to one or more of the relays RLB, RLC or RLD. These are energized in turn to give -10 dB, -20 dB or -30 dB steps of attenuation.

115. When all these relays are de-energized the drive is connected via the de-energized RLB and R67 to IC7 pin 2 and gives unity gain (0 dB). The three other steps are selected as shown in Table 2.

TABLE 2 FM DEVIATION COARSE CONTROL (AL4/AL5)

<i>Relay</i>	<i>State</i>	<i>Resistor coupled</i>	<i>Attenuation</i>
RLB	De-energized	R67	0 dB
RLB RLC	Energized De-energized	R68	-10 dB
RLB RLC RLD	Energized Energized De-energized	R69	-20 dB
RLB RLC RLD	Energized Energized Energized	R70	-30 dB

Each relay is operated by a level '1' instruction turning on either TR12, TR13 or TR14 to complete the relay coil earth return. Diodes D3, D4, D5 are fitted to suppress the switch-off transient. A further 30 dB of attenuation can be switched in after the varactor drive amplifier (TR16-22) - for details of this see para. 126.

Fine tune and synchronization

116. A front panel control A0,R5 'FINE TUNE' provides 0 to +8 V d.c. and is used to alter the varactor bias voltage to fine tune the master oscillator (AS1). This voltage is added to the synchronizer control voltage fed from AL4 to AS5, IC8 via SKBN. IC8 with R71, R73, R141, R143 form an operational subtractor which eliminates earth voltage errors between the synchronizer board AL4 and AS5. Its output voltage at pin 6 is proportional to the difference between the synchronizer output voltage at SKBN (inner) and the synchronizer's earth potential on SKBN (outer). R142 provides a temporary ground when PLBN is disconnected.

117. In addition IC8 receives two offset currents, one fixed, from the +70 V rail via R139, R140, and the other variable, from the front panel 'FINE TUNE' via R145. The synchronizer output voltage range is from +2 V to +18 V with the centre voltage +10 V. (This is also the voltage fed to SKBN in the UNLOCK mode.) When the synchronizer output is +10 V and the FINE TUNE is centred, IC8 pin 6 output is at 0 V.

118. When the FINE TUNE is taken anti-clockwise i.e. wiper at +8 V, IC8 output goes positive causing a reduction in the varactor bias and when taken clockwise the reverse occurs. C30, C31 reduce the a.c. gain of IC8 to improve noise performance. D24 reduces the positive supply for IC8 to +14 V. The output of IC8 is taken via R15 to the summing amplifier IC9.

#### Summing amplifier IC9

119. The purpose of IC9 inverting operational amplifier is to sum the combined sync/fine tune output of IC8 and the f.m. drive from IC7 via R76 and R75 respectively. IC9 pin 3 has a fixed +6.15 V d.c. offset applied from the potential divider R78, R79. Pin 2 will also be at the same voltage due to the negative feedback path through R77. The two independent currents are then added together through R77 to give an inverted output signal at TP1. Values of R75, R76 determine the weighting factors of overall voltage gain.

#### Varactor drive amplifier TR16-TR22

120. This is a discrete d.c. coupled transistor amplifier with a class B push-pull output stage operating from a +70 V d.c. supply. This is obtained from PLBM pin 12. The amplifier has a high open loop gain reduced to about 2.4 by negative feedback set by R12. TR16/TR17 input comparator forces that fraction of the output voltage determined by the feedback networks to equal the input. TR20 is a high gain driver stage and TR18 is the constant current load for TR20. TR19, passing the collector current of TR18 and TR20, provides a temperature compensated bias source, with bypass C41 for the output transistors TR21 and TR22. These are complementary push-pull amplifiers. TP2, TP3, R95 provides for quiescent current monitoring of the output stage adjustable by R1. The output is taken through L1, R98 source resistor and either through a 30 dB switched pad or direct to the master oscillator via PLBM pin 6.

#### Non-linear feedback (wide deviation)

121. The non-linearity of the varactor diode is corrected for in the wide deviation mode by introducing non-linear feedback round the varactor drive amplifier. The linear element R12, R99 used in the narrow deviation mode is replaced by the non-linear network TR25-TR34 by the operation of RLFA2. The network changes its shunt resistance to earth as the voltage applied to it is varied.

122. The impedance variation occurs in steps of adjustable size which are arranged to closely match the varactor diodes tuning characteristic giving the combined amplifier and varactor diode a linear voltage controlled frequency law.

123. R108 to R116 provide a series of reference voltages derived from the stable low noise +70 V supply. Each reference voltage is compared with the voltage on the feedback line (RLFA2, pin 4) by a transistor-resistor-diode

network e.g. TR30, R119, R6, D16. If the feedback voltage is higher than the reference voltage, the transistor turns on, conducting current through its diode and resistors to earth. The emitter resistors R119, R6 are thus connected into the feedback circuit and conduct a current proportional to the voltage difference between the feedback rail and the voltage reference.


124. If the feedback voltage is lower than the reference voltage the transistor remains off and its emitter resistors are out of circuit. So for any voltage on the feedback line there is typically one transistor just conducting and all the lower transistors also on. All transistors above (towards TR25) are off. The total feedback network resistance is due to all the conducting stages in parallel. This resistance falls as the feedback voltage rises and turns on more of the transistors.

125. Each voltage comparator has a built-in offset voltage of two  $V_{be}$ 's. This is compensated for by lowering all reference voltages on the ladder by two  $V_{be}$ 's using TR23, D9 for the top end and TR24, D10 for the lower end. R103, R104, R105 determine the ladder reference voltages.

#### Wide and narrow deviation control

126. For f.m. deviations over 80 kHz (Range 8) the varactor drive amplifier output is fed directly to the varactor cathode via PLBM pin 6. However, for deviations less than 80 kHz a 600  $\Omega$  30 dB attenuator pad comprising R18, R100, R101, R102, C51, is switched in by the relay RLE to attenuate the f.m. drive; C51 gives frequency compensation and R18 sets an exact 30 dB. The attenuator pad is not connected to earth but returned to +24 V d.c. The +24 V is supplied by IC11 pin 6 which buffers a potential divider R87, R88, R13 (+24 V adjust) connected to the +70 V d.c. low noise supply rail.

127. The quiescent output voltage of the varactor drive amplifier is also +24 V d.c. as shown in Fig. 16 below. The 30 dB pad as a result, attenuates only the applied f.m. and not the standing +24 V d.c. bias.



TPB 4343

Fig. 16 Narrow deviation (30 dB) control (AS5)

128. When the 30 dB pad is in circuit RLFa2 is also energized via TR35/TR15 selecting linear f.m. drive and disconnecting the non-linear network TR23-TR34 (for details see para. 121). RLFb2 contacts switch the synchronizer drive to the varactor anode via PLBM pin 7. This prevents loss of synchronizer control caused by the insertion of the 30 dB pad which although still connected to the varactor cathode via the drive amplifier is rendered ineffective. Instead, the varactor anode receives the synchronizer drive at a similar level to the wide deviation mode and in the same phase whilst the f.m. is attenuated by 30 dB.

129. R14 sets the synchronizer control gain in the narrow mode. In the wide mode R144 provides a dummy load and the varactor anode is returned to ground via R19 and R125.

#### Gain compensation (narrow deviation)

130. Because the voltage-frequency characteristic of the varactor controlled oscillator is non-linear f.m. sensitivity varies with the mean varactor voltage. This has a significant effect when narrow deviations are required as the voltage normally applied to the varactor is varied over a 20 V range by the synchronizer system. To compensate for the variable sensitivity a controlled gain amplifier is included in the f.m. signal path. This is driven by the synchronizer output voltage which is available at R19 wiper and fed to IC3a, b and c to control the variable gain amplifier IC2/TR10.

131. TR10a is part of the feedback round, IC2, and operates as a voltage controlled resistor. R50, R51, R52, R53, C7 and C8 eliminate distortion to the f.m. signal. TR10b is an identical match to TR10a and operates in a d.c. mimic circuit in which IC3a/TR10b has identical gain to IC2/TR10a.

132. The junction of R41/R45 is at a potential of +8 V derived from IC10 8 V follower and the potential divider R41, R42, R43, R44 reduces this to give +4 V at IC3b pin 3, +2 V at R21 and +1 V at IC3a, pin 10. IC3b inverts, scales and offsets the synchronizer drive voltage from R19 to produce a variable reference voltage at IC3c pin 5.

133. IC3c is an integrating comparator which compares this voltage with the output of the variable gain d.c. mimic amplifier, IC3a, whose input is at +1 V (fixed). The output voltage of IC3c will settle at the value which produces the f.e.t. resistance to make the comparator inputs equal.

#### VCO STEERING AND MOTOR DRIVE (AS2)

*Circuit diagram : Chap. 7, Fig. 25*

134. Board AS2 provides the following :

- (1) Motor drive logic circuits and the clockwise and counter-clockwise motor operating relays.
- (2) A quiet +12 V supply for the master oscillator AS1 designed to assist the oscillator's low noise qualities and a low noise current source, the output of which is set for -0.7 V, 10 mA.
- (3) A VCO (varactor controlled oscillator) steering circuit. This supplies a variable voltage derived from the master oscillator steering potentiometer AS1, R1 and gives the following outputs (a) VCO steering voltage to board AA22 to effect the Range 9, 512-1024 MHz signals and

(b) a LOW/HIGH command, initiated to change over half octave filters on board AA31 and also to change over the VCOs on board AA22, (c) a third output (0-10 V) HORIZ OUT sweep voltage also derived from AS1, R1 potentiometer is used as an external sweep voltage for XY plotters when in the Sweep mode of operation.

VCO circuit description

135. In order to cover the frequency range of 512-1024 MHz two VCO's are used, these are situated on board AA22. Both are steered by a voltage initiated by the steering potentiometer R1, situated on the master oscillator AS1. The wiper is ganged to the main tuning controls and the voltage, determined by the position of the wiper is fed to board AS2 via PLBU pin 12 to IC15, IC16 and IC17.

136. IC16 is a comparator with a slight hysteresis built in. The output, a LOW/HIGH command is taken via PLBH pin 7 to (a) board AA31, to change over the half octave filters and (b) board AA22 (via AA21) to change over the VCO's, change over takes place when the master oscillator frequency reaches the geometric mean (355 MHz). R9 sets the voltage at the comparator, IC15, this is adjusted to be equal to the steering potentiometer wiper voltage when the master oscillator frequency is at 355 MHz.

137. The varactor diode control voltage required by each of the two range 9 VCO's on board AA22 cannot be taken directly from the steering potentiometer wiper although this is used to derive an output from IC16 as shown in Fig. 17 below.




Fig. 17 Varactor diode control voltages (AS2)

For Service Manuals Contact  
MAURITRON TECHNICAL SERVICES  
8 Cherry Tree Rd, Chinnor  
Oxon OX9 4QY  
Tel:- 01844-351694 Fax:- 01844-352554  
Email:- enquiries@mauritron.co.uk



138. The steering potentiometer wiper voltage is amplified by IC16 the gain of which is controlled by the LOW/HIGH command, when LOW is asserted TR2 connects R16 in parallel with R18/R19 to give an output gain from IC16 as shown in Fig. 17(b) to control the low VCO 512-710 MHz range. When HIGH is asserted TR3 conducts connecting R17 in parallel with R18/R19 to give an output gain as shown in Fig. 17(c). R16-R19 SIC components are selected during manufacture and should not normally require further re-selection. IC16 output (VCO steering voltage) is then fed via PLBH pin 9 to board AA21 PLCE pin 3.

139. IC17 also amplifies the steering potentiometer potential to give a sweep output from 0-10 V at the front panel HORIZ-OUT socket via PLBU pin 1.

### Motor drive circuit description

140. Sweep mode operation and possibly the keyboard selection of a new carrier frequency necessitates motor drive operation to change the master oscillator frequency. This is initiated by the MOTOR DRIVE ENABLE at PLBH pin 5 asserting low which turns TR5 and TR6 on, drawing current through R32 and R33. The potential at the junction of R32/R33 with TR7 off determines the fast drive voltage  $V_i$  (fast drive). With MOTOR DRIVE ENABLE line high, TR6 is off and  $V_i = 0$  volts.

141. IC21 is connected to the motor in such a manner as to provide feedback control of the generated back e.m.f. Circuit values are chosen so that  $V_i$  is proportional to motor voltage less the voltage drop due to armature current, i.e.  $V_i$  is proportional to back e.m.f. and consequently controls the motor speed independent of motor loading. The fast speed is such that the main oscillator can be tuned from end to end in approximately 5 seconds.




Fig. 18 Constant speed feedback circuit (AS2)

142. As the motor drives the oscillator near to the requested frequency it is required to change to a slower drive speed in order to prevent hunting. This is approximately 1/8th of the fast speed and is achieved when MOTOR FAST DRIVE signal at PLBH pin 11 goes high turning TR7 on. As a result R34 is connected in parallel with R33 to give a reduced Vi (slow drive) - see Fig. 19(b).

143. In the SWEEP mode, SWEEP ON signal at IC8 pin 8 is asserted low, TR7 is turned off and TR8 on. This connects a potentiometer chain consisting of R36, R35 and the variable front panel SWEEP RATE control AOR2 so that Vi (sweep) is a variable proportion of Vi (fast drive), see Fig. 19(c).




Fig. 19 Fast, slow and sweep motor drive control (AS2)

### Motor direction

144. Power is applied to the motor via PLBS pins 1 and 2 when either Relay A (clockwise) or Relay B (counter-clockwise) is energized. When the MOTOR CW/CCW line at PLBH pin 4 is high and MOTOR ENABLE line goes low, TR9 turns on and Relay A is energized. When MOTOR CW/CCW line is low and MOTOR ENABLE line goes low, TR10 turns on and Relay B is energized. When MOTOR ENABLE line is high the motor is short circuited and stops immediately preventing carrier frequency overshoot.

145. A protection device has been incorporated in the motor gearbox. If the motor exceeds its allowable clockwise rotation limit a micro-switch operates forcing MOTOR CW END line low opening Relay A. This prevents further clockwise travel. A similar micro-switch prevents the motor from exceeding its allowable counter-clockwise rotation limit by forcing MOTOR CCW END line low and opening Relay B.

146. Current protection. The motor is protected against accidental burn out by current limiting to 200 mA, this is carried out by the action of R47 and TR12.




Fig. 20 Counter/synchronizer simplified block diagram (AL4/AL5)

SYNCHRONIZER/COUNTER 'A' (AL5) - see Fig. 20

Circuit diagram : Chap. 7, Fig. 12

147. Synchronizer/counter 'A' board AL5 operates in conjunction with synchronizer/counter 'B' board AL4 to provide two main functions:-

- (1) In the Frequency Lock mode AL4 and AL5 provide frequency synchronization. Electrical (fine) tuning is derived from the variable ratio divider (VRD) together with phase detector, and motor (coarse) tuning is derived from a frequency (or period) comparator.
- (2) In the Manual or Unlocked Frequency mode the VRD circuit is re-configured as a standard decade counter providing the frequency display data (motor tuning is disabled).
- (3) A subsidiary function enables AL4 and AL5 to act as a counter to externally applied signals.

Counter mode - see Fig. 21

148. The Counter mode of operation gives continuous monitoring of the carrier frequency in the Manual (UNLOCK) mode. It provides for a  $7\frac{1}{2}$  decade display of carrier frequencies from 10 kHz to 1024 MHz with a resolution of 10 Hz below 128 MHz, and 100 Hz above 128 MHz. The counting process in AL5 varies according to the selected range as shown in Table 3.

TABLE 3 COUNTING PROCESS (AL4/AL5)

Generator range	Generator carrier freq.	AL5 input signal freq. (SKAB)	Counter circuit freq. (TP14)	Display resolution
1	10kHz-4MHz	4.01-8MHz	4.01-8MHz	10Hz
2-6	4-128MHz	4-128MHz	4-128MHz	10Hz
7,8	128-512MHz	128-512MHz	32-128MHz	100Hz
9	512-1024MHz	256-512MHz	64-128MHz	100Hz

It should be noted that AL4 input signal frequency is offset by 4 MHz from the carrier frequency on range 1 and is half the carrier frequency on range 9. Additionally the counter may be used to count external frequencies from 10 Hz to 500 MHz in any one of three ranges :

- (a) 10 Hz to 10 MHz, resolution 1 Hz.
- (b) 1 MHz to 100 MHz, resolution 10 Hz.
- (c) 10 MHz to 500 MHz, resolution 100 Hz.




Fig. 21 Counter mode of operation (AL5)

149. The following sub-units are used in the counting processes.

Pre-amplifier. Circuit TR1-TR3 provides amplification and shaping of signals between 1-500 MHz, output at TP16 has emitter coupled logic (ECL) compatible amplitude.

Pre-scaler. High speed dividers IC5, IC6 give a frequency division by a factor of 4 to limit the maximum counter frequency to 130 MHz, output at TP9 is ECL compatible.

Schmitt trigger. Circuit TR6-TR10 shapes the 10 Hz-10 MHz external signal waveform. Input sine waves of sufficient amplitude (greater than 100 mV) are shaped to give a square wave output at TP10 with a fast transition time and ECL compatible level.

Selector and counter gate. IC10 and IC11 are ECL NOR gates providing operation up to 130 MHz and select the appropriate input from pre-amplifier TP17, pre-scaler TP9 or Schmitt trigger TP10. A non-gated output at TP11 provides the input signal to the variable ratio divider (VRD). A gated output at TP13 provides the gated signal input to the counter circuit. The gate period is that time which the COUNTER GATE OPEN 'low' instruction (PLX pin 16) is asserted.

Counter. This is an 8 decade asynchronous counter fed from a gated signal input at TP14. The first decade counter, IC15, is an ECL device providing division by 10 with 130 MHz capability. IC14 translates IC15 output from ECL to TTL levels. Subsequent decade counters IC21-IC23 and IC30-IC33 are TTL devices. The decade outputs are multiplexed and update the display during each gate reset period.

Range 1. Here the counter output is decremented by 4 MHz to display 10 kHz-4 MHz from the 4.01-8 MHz input. An error indication (-1) occurs if the carrier frequency control is tuned below zero beat.

#### Counter input signal routing (AL4/AL5)

150. Routing of signals in the following modes of operation are governed by microprocessor instruction and front panel control settings. Conditions for each operating mode are shown in Table 4 below.

TABLE 4 COUNTER/VRD INPUT SIGNAL ROUTEING (AL4/AL5)

Operating mode	Freq. range	Display resolution	Function control lines				Counter gate period
			Sync/count	Ext 1Hz res	Ext 1Hz res	100Hz	
UNLOCK	(0.01-128MHz) 1-6	10Hz	High	High	High	High	100ms
UNLOCK	(128-512MHz) 7,8	100Hz	High	High	High	Low	40ms
UNLOCK	(512-1024MHz) 9	100Hz	High	High	High	Low	80ms
* LOCK	(0.01-128MHz) 1-6	10Hz	Low	High	High	High	-
* LOCK	(128-1024 MHz) 7-9	100Hz	Low	High	High	Low	-
EXT	10Hz-10MHz	1Hz	High	High	Low	High	1s
EXT	1-100MHz	10Hz	High	Low	High	High	100ms
EXT	10-500MHz	100Hz	High	Low	High	Low	40ms

\* VRD function

There are eight sets of conditions described as follows:-

151. Unlock mode, ranges 1-6 (0.01-128 MHz). Here the signal is routed from the input socket, SKAB, through relay RLA, pre-amplifier, and selector gate IC10 to counter input TP14.

152. Unlock mode, ranges 7, 8 (128-512 MHz). To maintain signal frequencies within counter operating range, signals above 128 MHz are routed from SKAB through RLA, pre-amplifier and pre-scaler. The pre-scaler output is gated by ECL selector IC10 and fed to the counter input TP14.

153. Unlock mode, range 9 (512-1024 MHz). In this mode the function lines operated are identical to range 7 and 8. The only difference being that the gate period is extended from 40 ms to 80 ms.

154. Lock mode, ranges 1-6. The signal is routed from the input socket SKAB, through relay RLA, pre-amplifier circuit, and selector IC10a, IC11b to the VRD input TP12. Counter gate operation is inhibited in the Lock mode (PLX pin 16 is high).

155. Lock mode, ranges 7-9. The signal is routed from the input socket SKAB, through relay RLA, pre-amplifier, pre-scaler, and selector IC10a, IC11b to VRD input TP12. Counter gate operation is inhibited (PLX pin 16 is high).

156. External counter input (10 Hz-10 MHz). Signals in the range 10 Hz to 10 MHz are fed from the front panel socket via SKAC direct to the Schmitt trigger circuit. Input is high impedance with relay RLB de-energized. Output at TP10 is routed via selector gate IC11a, IC10b to the counter input TP14.

157. External counter input (1-100 MHz). Input for this range is via SKAC, through RLB, energized by the EXT 1 Hz RES control line. Signals are then routed through the pre-amplifier and selector gate IC10 to the counter input TP14.

158. External counter input (10-500 MHz). Here the input is via relay RLB, control lines  $\overline{\text{EXT}}$   $\overline{1\text{ Hz}}$   $\overline{\text{RES}}$  and  $\overline{100\text{ Hz}}$  are asserted to route the signal through both pre-amplifier, pre-scaler, and selector gate IC10 to the counter input TP14.

Decade counter operation (Unlock mode) (AL4/AL5)

159. There are seven counter operating modes that require a front panel indication of frequency, these are shown in Table 5 below. Input signals are routed from SKAB or SKAC to counter input TP14 as described previously. Counter gating periods are controlled by the COUNTER GATE OPEN control line, the periods of which are also shown in Table 5 below. On completion of counter gate period the content of the counter is multiplexed and fed to the front panel frequency display. The SET ZERO control line resets all decades to zero prior to the counter gate re-opening.

TABLE 5 COUNTER MODES OF OPERATION (AL4/AL5)

<i>Operating mode</i>	<i>Range</i>	<i>Display resolution</i>	<i>Counter gate period</i>	<i>Range 1 on</i>
UNLOCK	1	10 Hz	100 ms	Low
UNLOCK	2-6	10 Hz	100 ms	High
UNLOCK	7-8	100 Hz	40 ms	High
UNLOCK	9	100 Hz	80 ms	High
EXT	10Hz-10MHz	1 Hz	1 s	High
EXT	1MHz-100MHz	10 Hz	100 ms	High
EXT	10MHz-500MHz	100 Hz	40 ms	High

160. Multiplexer operation. BCD outputs from the decade counters are fed to four data selector multiplexers IC17-IC20. The parallel b.c.d. data is fed out sequentially when the 3-bit frequency address cycles from 0, through 1 to 7 and back to 0. This sequential data is fed to AL2 via PLJ pins 6, 7, 9, 10 where it is de-multiplexed and fed to 8 digits of display on board AL1 to provide the frequency display - see Fig. 22.






Fig. 22 MUX/Decoder 8 digit display; Counter mode (AL1,AL2,AL5)

MUX/DEMUX address sequencer

161. The circuit providing the 3-bit frequency multiplexer address is shown in Fig. 24. The address cycle is generated whenever LS ENABLE goes 'low', this occurs during every counter gate reset period. Waveforms appropriate to the circuit are shown in Fig. 23.




Fig. 23 MUX/DEMUX Counter mode timing waveforms (AL5)

162. In the counter mode LS ENABLE going low sets the latch IC28, thereby enabling the CLOCK GATE. LS CLOCK signals at 5 kHz cause 4-bit counter IC27 to count from 0 to 1 and then through to 8. The 9th clock pulse is detected and generates a RESET pulse of transient duration since it resets the 4-bit counter to zero; it also resets the latch so that the CLOCK GATE now inhibits further LS CLOCK signals. Circuit will remain in this state until the next LS ENABLE pulse.




Fig. 24 MUX/DEMUX address sequencer (AL5)

163. The gated clock signal is further gated in IC29a/IC4b with 10 kHz to provide 8 pulses on the LATCH GATE OPEN line. These enable the de-multiplexer quad data latches on AL2 during periods when the data is stable, i.e. avoids the transitions of de-multiplexer address.

Range 1 (10 kHz-4 MHz) subtractor - see Fig. 25

164. On ranges 2-9 the display frequency is identical to the count frequency. Table 3 shows that on range 1, AL5 input frequency at SKAB of 4.01-8 MHz corresponds to a carrier frequency of 10 kHz-4 MHz, therefore the display must read 10 kHz-4 MHz. This is achieved by the range 1 subtractor circuit IC24, IC26, which effectively subtracts 4 MHz from the count. On selecting range 1, PLJ pin 13 RANGE 1 ON is asserted causing the subtractor outputs to change to those shown in Table 6 (b) below.

TABLE 6 RANGE 1 RECODING (AL5)

(a)

Decade 6 display	IC31 COUNT										BCD	
	0	1	2	3	4	5	6	7	8	9		
W6	QA	0	1	0	1	0	1	0	1	0	1	1
X6	QB	0	0	1	1	0	0	1	1	0	0	2
Y6	QC	0	0	0	0	1	1	1	1	0	0	4
Z6	QD	0	0	0	0	0	0	0	0	1	1	8

(b)

Decade 6 display	Amended Range 1 display										BCD	
	0	1	2	3	0	1	2	3	4	5		
W6	QA	0	1	0	1	0	1	0	1	0	1	1
X6	QB	0	0	1	1	0	0	1	1	0	0	2
Y6	QD	0	0	0	0	0	0	0	0	1	1	4
Z6	0	0	0	0	0	0	0	0	0	0	0	8




Fig. 25 Ranges 2-9 decade counting (AL5)

165. Recoding of the logic QC and QD count of the sixth decade counter is carried out as shown by the simplified logic diagram shown below in Fig. 26.




Fig. 26 Range 1 subtractor circuit (AL5)

Range 1 blanking (under-ranging) - see Fig. 27

166. Manual tuning on range 1 is achieved by additive mixing of the variable 4.01-8 MHz signal with a fixed 4 MHz frequency. If the variable signal is reduced below 4 MHz, erroneous carrier signals are produced. This state is indicated by a frequency error display of -1. With RANGE 1 ON 'low' MUX strobe, TP15, is held high whenever the sixth decade counter output is less than 4, i.e. QC and QD both 'low'. With the MUX strobe thus disabled the data fed to each display digit is binary 1111 resulting in a blanked display except for the m.s.d. which indicates -1.

167. The display of an invalid count is inhibited on all ranges following transition from the LOCK mode of operation to the UNLOCK mode. In the locked mode the latch output is held low disabling the MUX strobe. Switching to the UNLOCK mode gives an initial error display of -1 before the first SET ZERO pulse resets the latch thereby enabling the MUX strobe for subsequent counts.




Fig. 27 Range 1 under-ranging circuit (AL5)

Frequency lock mode (synchronizer operation)

168. RF input to the synchronizer circuit is routed through the input selector circuit as described previously in AL5 Counter mode of operation. The signal frequency is divided in the variable ratio divider (VRD) by a ratio set by the microprocessor. The output of the VRD is a pulse (the VRD pulse) whose repetition rate is compared with the frequency standard in a phase detector (part of AL4). The output of the phase detector provides the fine tuning voltage for the master oscillator, the overall feedback stabilizing the oscillator frequency. A frequency error of  $\pm 500$  p.p.m. is corrected to  $\pm 1$  p.p.m. in 3.5 s. Coarse tuning is derived from a period comparator (part of AL4) whose output controls the tuning motor drive. Frequency display is derived from instructions received via the microprocessor.

Variable ratio divider - see Fig. 28

169. The variable ratio divider consists of a programmable dual modulus divider followed by seven pre-settable decade counters together with cycle reset circuitry. The division ratio is determined by the sync data loaded into the dual modulus controller and decade counters.

Dual modulus divider

170. To provide the pre-set decade counters with a frequency within their range (maximum 50 MHz) the input frequency is divided down in a u.h.f. programmable divider with  $\div 10$  or  $\div 11$  division ratios. This divider is basically an ECL device with 200 MHz input capability and TTL compatible output. Overall counter speed is limited by its reset time and with the pre-settable

counters used, a reset pulse width of 30 ns is required. The counter is designed to accommodate this reset delay without producing errors at high clock rates. IC1 can be instructed to divide by 10 or 11 at any time up to half way through its count cycle, so allowing a reset time of approximately five times that of the input clock period to be used.

Pre-set decade counters

171. The decade counters operate as 9's complement ratio dividers controlled by sync data from the microprocessor. At the start of each division cycle IC1 divides by 11 B0 times, where B0 is the least significant digit (l.s.d.). After the B0 divisions the l.s.d. decade counter (IC13) registers 9, this state is detected by 9's detector (IC9) whose output resets ÷10/11 latch IC9. This in turn instructs IC1 to now divide by 10, and IC13 to stop counting.

VRD cycle reset

172. Decade counters IC21-23, IC30-33 continue the count until the 9's detectors IC12, IC25/26 are activated and operate the cycle reset latch IC3. This provides the VRD PULSE which is fed to AL4, and also the DATA STROBE pulse which initiates the start of the division cycle by loading 9's complement data into each decade counter. It also resets the ÷10/11 latch so that IC1 again divides by 11.

Principle of VRD operation

173. The function of the VRD is to produce a pulse output with a fixed p.r.f. (see Table 7) whenever the carrier frequency corresponds to the VRD division ratio as determined by the microprocessor sync data. In this state the frequency is said to be locked. The general expression for the division ratio, R of such a VRD is

$$R = 11(B0) + 10(B1 + 10B2 + 10^2B3 + 10^3B4 + 10^4B5 + 10^5B6 + 10^6B7 - B0)$$

where B0, B1, B2 --- B7 etc. represent the digits of the division ratio l.s.d. (B0) through to m.s.d. (B7).

TABLE 7 FREQUENCY DIVISION IN THE VARIABLE RATIO DIVIDER (AL5)

Range	Resolution (Hz)	Carrier Frequency (MHz)	AL5 Input Frequency (MHz)	VRD Input Frequency (MHz)	VRD Division ratio	VRD pulse p.r.f. (Hz)
1	10	.01-4	4.01-8	4.01-8	401000-800000	10
2-6	10	4-128	4-128	4-128	400000-12800000	10
7,8	100	128-512	128-512	32-128	1280000-5120000	25
9	100	512-1024	256-512	64-128	5120000-10240000	12.5




Fig. 28 Variable ratio divider in Frequency Lock mode (AL5)



174. If, for example, the required carrier frequency is 12.34567 MHz (range 3, 10 Hz resolution) then

$$B_0 = 7, B_1 = 6, B_2 = 5, B_3 = 4, B_4 = 3, B_5 = 2, B_6 = 1, B_7 = 0$$

$$\therefore \text{Division ratio } R = 11 \times 7 + 10 (6 + 10 \times 5 + 100 \times 4 + 1000 \times 3 + 10000 \times 2 + 100000 \times 1 - 7) \\ = 77 + 10 (123449) = 1234567$$

Hence 12.34567 MHz is divided down to give a VRD pulse output of p.r.f. 10 Hz, i.e. pulses at 100 ms intervals. A shift of input frequency from that set by the VRD causes the interval between output pulses to change; this results in the appropriate correction to the oscillator fine tune voltage.

175. The VRD circuit operates in the 9's complement mode, so that instead of counting from 0 to  $R \equiv B_7, B_6, B_5, B_4, B_3, B_2, B_1, B_0$ , the same division ratio is achieved by counting from  $A_7, A_6, A_5, A_4, A_3, A_2, A_1, A_0$  to 99999999 where A is the 9's complement of B i.e.  $A_0 = 9 - B_0, A_1 = 9 - B_1$ , etc. The sync data from the microprocessor consists of 9's complement data  $A_7 - A_0$  corresponding to the division ratio  $B_7 - B_0$ . In the above example  $A_7 = 9 - 0 = 9, A_6 = 9 - 1 = 8, A_5 = 9 - 2 = 7, A_4 = 9 - 3 = 6, A_3 = 9 - 4 = 5, A_2 = 9 - 5 = 4, A_1 = 9 - 6 = 3, A_0 = 9 - 7 = 2$  so that the count cycle is initiated with counter content = 98765432.

176. The action of counting by the two lowest counters is shown below.

								<u>IC13</u>				<u>IC21</u>		
(1)	Initial sync data from microprocessor							A0=2				A1=3		
(2)	After 11 input pulses to dual modulus divider	2	advances	to	3							3	advances	to 4
(3)	" 22	"	"	"	"	"	"	3	"	"	4	4	"	" 5
(4)	" 33	"	"	"	"	"	"	4	"	"	5	5	"	" 6
(5)	" 44	"	"	"	"	"	"	5	"	"	6	6	"	" 7
(6)	" 55	"	"	"	"	"	"	6	"	"	7	7	"	" 8
(7)	" 66	"	"	"	"	"	"	7	"	"	8	8	"	" 9
(8)	" 77	"	"	"	"	"	"	8	"	"	9	9	"	" 0+
											(full)			carry

At this point the l.s.d. decade counter is full and initiates a reset pulse to the #10/11 latch so that IC1 subsequently divides by 10 so that the counter is now 9876550(9). The carry advances IC22 from A2=4 to 5.

177.

	<u>IC13</u>	<u>IC21</u>
(9) After 157 input pulses Counter content is now 9876558(9).	9 (full)	7 advances to 8

(10) After each subsequent 100 pulses IC22 advances by 1 so that after 557 input pulses counter content is 9876598(9). Similarly IC23 initially set at A3=5 advances by 1 after each further 1000 pulses, so that after 4557 input pulses the counter content is 9876998(9). In this way after 1234557 input pulses, counter content is 9999998(9) and 9's detector IC12, IC25/26 initiates the reset cycle in latch IC3. During the next 10 input pulses the VRD PULSE and DATA STROBE pulse are generated, so that after 1234567 input pulses the reset cycle is complete and the count cycle starts again.

Out-of-lock state (AL4/AL5)

178. The VRD output is monitored by a period comparator in AL4 which controls the coarse tuning (motor drive). In the out-of-lock state a fast data rate is required to give precise motor control. This is achieved by the decade steering bypassing the 2nd decade counter IC21 when DELAYED OUT OF LOCK command, PLX pin 2, is asserted low. VRD p.r.f's in this condition are as follows:-

Ranges 1-6 : 100 Hz  
Ranges 7-8 : 250 Hz  
Range 9 : 125 Hz.

Lock transition circuit (AL4/AL5) - see Fig. 29

179. The function of this circuit is to enable the locked mode of operation to be entered without carrier frequency perturbation. This gives a smooth frequency transition in going from Unlocked (manual) to Locked mode of operation. The circuit also minimizes frequency settling time following a period of coarse (motor) tuning. To achieve the desired result it is necessary for the oscillator fine control voltage in the Locked mode to be initially the same as in the Unlocked mode.

180. The oscillator fine control voltage is derived from the phase detector in AL4 board, by sampling a ramp voltage whose repetition rate, 100 Hz, is tied to the frequency standard. In the Unlocked mode, or out-of-lock state, sampling occurs at the centre of each ramp giving a fixed fine control voltage. In the Locked mode sampling occurs coincident with each VRD PULSE on every 10th ramp on ranges 1-6, every 4th ramp on ranges 7, 8 and every 8th ramp on range 9. Smooth frequency transition can be achieved by constraining the first VRD PULSE to be in phase with the centre of the ramp.

181. In the transition circuit the BIAS PULSE is used to sample at the centre of the phase detector ramp (AL4) in the Unlocked mode and out-of-lock state. When the lock state is entered a SET VRD pulse is generated which sets the lock transition latch. This inhibits the VRD 9's detector and partly enables the trigger gate IC3 which is fully enabled when the BIAS PULSE arrives. The consequent negative trigger at TP6 sets the VRD cycle reset latch generating the first VRD PULSE and DATA STROBE which initiates the first VRD cycle. The lock transition latch is reset so that the VRD circuit subsequently operates normally, transition waveforms are illustrated in Fig. 33.




Fig. 29 Lock transition circuit (AL5)

SYNCHRONIZER/COUNTER 'B' (AL4) - see Fig. 20

Circuit diagram : Chap. 7, Fig. 11

182. Synchronizer/counter 'B' board AL4 operates in conjunction with synchronizer/counter 'A' board AL5 to provide three main functions :

- (i) Counter time base. Time base waveforms are derived from the frequency standard and drive the counter circuit in AL5.
- (ii) Motor drive (coarse frequency) control. In the Synchronizer mode of operation the output of the variable ratio divider (VRD) in AL5 is monitored by a period comparator. Variations in the VRD period activate the motor drive circuit.
- (iii) Phase detector (fine frequency) control. In the Synchronizer mode of operation the phase of the VRD pulse is converted to an electrical fine tuning voltage in the phase detector. This provides the feedback necessary to stabilize the oscillator frequency in the locked state.

Standard dividers - see Fig. 30

183. The accuracy of the counter and locked frequency is directly related to the frequency standard via the standard divider chain. Internal frequency standard is maintained by a temperature stabilized 10 MHz crystal oscillator, X1. After division by 10 in IC1a, a buffered 1 MHz standard is available at SKDP on the rear panel. An external 1 MHz standard (4 V p-p t.t.l. or 1 V r.m.s. sine wave) may be connected to socket SKDP in place of the internal frequency standard. Selection is made by the rear panel EXT STD IN switch. When this is used the internal crystal oscillator is disabled to prevent a low frequency beat note between two standard frequencies causing spurious f.m.

184. The 1 MHz standard is further divided down in IC1b and IC6 to provide a 1 kHz counter time base clock at TP2, and a 1 kHz VRD time base clock at IC6 pin 10.

Counter time base - see Fig. 30

185. The circuit provides the waveforms to drive the counter in AL5. The counter gate period is directly related to the frequency standard by further sub-division of the 1 kHz waveform at TP2 providing the COUNTER GATE OPEN control line at PLX pin 8. The reset cycle between counter gate periods is a fixed 4 ms during which an LS ENABLE pulse is generated at PLY pin 8, enabling AL5 counter contents to be multiplexed, and a SET ZERO pulse at PLY pin 6 resets AL5 counter to zero. Range data from the microprocessor controls the counter gate periods, details of these are given in Table 4.

186. The counter time base circuit is shown in Fig. 30. The appropriate counter gate period, Nms, is derived from the 1 kHz standard at TP2 by division by 2N. This is determined by the time base selectors IC12/PLY pin 1, IC24/PLY pin 16, and IC25/PLY pin 13, e.g. 100 ms counter gate period is derived by a division of 200 made up of  $\div 10$  in IC17a,  $\div 2$  in IC23 and  $\div 10$  in IC17b.

187. The operation of the time base reset is shown in the simplified diagram Fig. 30b. During the count period COUNTER GATE OPEN is 'low' and GATE RESET ENABLE is 'high' holding the gate reset counter at zero. At the completion of the count period GATE RESET ENABLE goes 'low' enabling the gate reset counter to advance every ms. After 4 ms GATE PERIOD RESET goes 'high' re-setting the gate period counter to its initial zero state, COUNTER GATE OPEN goes low and the cycle recommences. The gate reset counter output is decoded to give LS ENABLE pulse when reset count is 1, and SET ZERO pulse when the reset count is 3.

188. In the Synchronizer mode of operation the time base circuit is used to provide a 6.25 Hz square wave to control the frequency lock indicator flashing rate. The hold line being high inhibits the GATE PERIOD RESET so that the time base dividers free run; since the division ratio between TP2 and TP8 is 160, TP8 output is a 6.25 Hz square wave.

Period comparator - see Fig. 31

189. In the Synchronizer mode of operation the variable ratio divider (VRD) in AL5 produces a VRD PULSE output whose period is a function of the signal frequency and the programmed division ratio. When the frequency is locked the VRD period is an exact multiple of 10 ms as follows:






Fig. 31 Period comparator threshold generator (AL4)

Ranges 1-6, Resolution 10 Hz, VRD period 100 ms.  
 Ranges 7,8, Resolution 100 Hz, VRD period 40 ms.  
 Range 9, Resolution 100 Hz, VRD period 80 ms.

If the signal frequency is less than the programmed frequency the VRD period increases, and vice-versa relative to the locked state. Small discrepancies between signal and programmed frequency are corrected by electrical fine tuning via the phase detector. Larger errors can only be corrected by coarse tuning the main oscillator through the motor drive. The period comparator continuously monitors the VRD period and, via the out-of-lock control circuitry, activates the motor drive control circuitry.

190. When the signal is locked the period comparator threshold is set at  $\pm 0.1\%$ , if the programmed frequency is changed so that the VRD period lies outside this limit then the control circuit assumes an out-of-lock state. In the out-of-lock state AL5 produces VRD PULSES at 10 times the normal rate (see out-of-lock state AL5 paragraph) the faster data rate gives more precise motor drive control. The period comparator automatically adapts to the faster VRD PULSES and sets the threshold at  $\pm 0.05\%$ . Thus the motor will drive the main oscillator tuning until the signal frequency is within  $\pm 0.05\%$  of the programmed frequency.

191. Threshold generator. The appropriate comparator clock period at TP3 is derived from the 100 kHz or 1 MHz standard by frequency division as determined by the selectors IC7 and IC8a, these are shown in Table 8 below.

TABLE 8 PERIOD COMPARATOR THRESHOLD GENERATOR (AL4)

Frequency range	Control lines		Delayed 0.0L	Clock period at TP3	Nominal comparator period	TP9 threshold	TP10 threshold (nominally $\pm 1\%$ )
	PLY/13 Range 9 ON	PLY/16 100Hz RES					
1-6	High	High	High	100 $\mu$ s	100ms	$\pm 0.1\% = \pm 100\mu$ s	-1.1ms + 0.9ms
1-6	High	High	Low	10 $\mu$ s	10ms	$\pm 0.05\% = \pm 5\mu$ s	-110 $\mu$ s + 90 $\mu$ s
7,8	High	Low	High	40 $\mu$ s	40ms	$\pm 0.1\% = \pm 40\mu$ s	-440 $\mu$ s + 360 $\mu$ s
7,8	High	Low	Low	4 $\mu$ s	4ms	$\pm 0.05\% = \pm 2\mu$ s	-44 $\mu$ s + 36 $\mu$ s
9	Low	Low	High	80 $\mu$ s	80ms	$\pm 0.1\% = \pm 80\mu$ s	-880 $\mu$ s + 720 $\mu$ s
9	Low	Low	Low	8 $\mu$ s	8ms	$\pm 0.05\% = \pm 4\mu$ s	-88 $\mu$ s + 72 $\mu$ s

192. The comparator clock frequency is divided down in IC11 ( $\div 10$ ), IC5b ( $\div 10$ ) and IC4b ( $\div 16$ ). IC16 and IC19 decode when counter IC5b and IC4b registers 99 and 100, forcing TP10 low. Now each VRD PULSE resets all the counters of the period comparator to zero except IC11 which is reset to 9, so that after 989 to 999 clock pulses following reset the 99 detector is activated, and 999 to 1009 following reset the 100 detector is activated, giving the nominal  $\pm 1\%$  threshold at TP10, see Table 8.

193. IC14a decodes when counter IC11 registers 8 and 9, when this is ANDed with the decode 100 output TP9 goes 'low' 999 to 1001 clock pulses following reset. Hence the nominal  $\pm 0.1\%$  threshold at TP9.

194. IC15a and IC18a decodes when counter IC11 registers between  $8\frac{1}{2}$  and  $9\frac{1}{2}$ , when this is ANDed with the decode 100 output then TP9 goes low 999 $\frac{1}{2}$  to 1000 $\frac{1}{2}$  clock pulses following reset to give the nominal  $\pm 0.05\%$  threshold at TP9. (Note that the occurrence of the VRD PULSE initiates a new count cycle and resets TP9 and TP10 high).





Fig. 32 Out-of-lock control (AL4)





- VRD Pulse :
- (a) Falls outside 0.05% threshold, period comparator registers out-of-lock
  - (b) Falls inside 0.05% threshold, period comparator registers in-lock
  - (c) Synchronized to Bias Pulse, period comparator forced to in-lock by  $\overline{\text{Inhibit out-of-lock}}$  line
  - (d) First pulse at normal division ratio } Period comparator falls inside 0.1% threshold } registers in-lock

Fig. 33 Out-of-lock control, timing waveforms (AL4/AL5)  
(Ranges 1-6 illustrated)

Out-of-lock control - see Fig. 32

195. In the Synchronizer mode the out-of-lock control circuit monitors the VRD period in relation to the comparator threshold to determine whether the oscillator frequency is locked, setting TP11 'low', or out-of-lock, setting TP11 'high'. The circuit incorporates a delaying function so that certain control lines may be switched in sequence, these are DELAYED OUT-OF-LOCK, DELAYED SYNC/COUNT and IN LOCK (TP16), the latter controls the phase detector input and the lock indicator. The circuit also generates a SET VRD pulse which is required by the VRD of AL5 in its transition from the unlocked or out-of-lock state to the locked state, timing waveforms are shown in Fig. 33.

196. The narrow threshold waveform at TP9 is fed to the data input of flip-flop IC29a which is clocked by the VRD PULSE (see Fig. 32). If this pulse occurs within the comparator threshold then TP9 will be 'low', so that the flip-flop output at TP11 assumes a low state which is indicative of the locked state. If the VRD pulse occurs outside the comparator threshold then TP9 will be 'high' so that TP11 assumes a high state (out-of-lock). IC26 is a dual flip-flop clocked by the DATUM PULSE (TP4), change of data input is delayed at the output until the positive edge of the DATUM PULSE occurs. The delayed data lines are DELAYED OUT-OF-LOCK which is fed to AL4 period comparator and AL5 decade steering via PLX pin 10, and DELAYED SYNC/COUNT which is fed to AL5 function selector via PLX pin 7. IC27 gates the control lines to produce a 2 ms SET VRD pulse for AL5 transition circuit via PLX pin 5 whenever there is an out-of-lock to in-lock or Count to Sync mode transition.

197. IN LOCK (TP16) controls gate IC28 selecting the input to the phase detector. The phase detector determines the main oscillator fine tuning voltage. The VRD PULSE is fed to the phase detector only when the circuit is in lock in the Sync mode, i.e. when IN LOCK is 'low'; in this state the front panel LOCK indicator is lit continuously.

198. INHIBIT OUT-OF-LOCK line clears flip-flop IC29a throughout AL5 unlock (or out-of-lock) to lock transition, thereby preventing TP11 assuming a spurious 'high' state. In the Unlock mode, DELAYED SYNC/COUNT is 'low' which clears IC29a forcing TP11 into a low state. Transition waveforms are shown in Fig. 33.

Motor drive control - see Fig. 34

199. This circuit determines the state of the motor drive control lines. In the Unlock mode, or when locked in the Synchronizer mode, TP11 is low, forcing MOTOR DRIVE ENABLE at IC18c 'high' thereby inhibiting the motor drive. In the Synchronizer mode whenever TP11 goes 'high' (out-of-lock) then DRIVE ENABLE goes low and the motor actuates except when TP23 is low (see later paragraphs).

200. The main oscillator coarse tuning is such that motor clockwise rotation decreases the oscillator frequency. The motor direction circuit compares the actual signal frequency with the required programmed frequency by examining the phase between the VRD PULSES and the narrow threshold limits of waveform TP9.





Fig. 34 Motor drive control (AL4)

201. Direction circuit - see Fig. 35

(i) When signal frequency is greater than the programmed frequency each VRD PULSE occurs before the threshold waveform TP9 can go low. The output of the direction latch remains 'low', so that  $\bar{Q}$  output of the direction flip-flop IC31a clocks into the high state, i.e. MOTOR CW/CCW line is high thereby tuning the main oscillator to a lower frequency.

(ii) When the signal frequency is less than the programmed frequency each VRD PULSE occurs after the threshold waveform TP9 has set the direction latch into the 'high' state. The VRD PULSE clocks the  $\bar{Q}$  output of the direction flip-flop 'low', i.e. MOTOR CW/CCW is low thereby tuning the main oscillator to a higher frequency.

(iii) When VRD PULSES occur within the threshold limits the MOTOR CW/CCW line is set 'low' as in (ii), but the motor drive is not enabled.



Note... Motor clockwise rotation decreases osc. freq.  
Motor counter-clockwise rotation increases osc. freq.

Fig. 35 Direction circuit timing waveforms (AL4)  
(Ranges 1-6 illustrated)


202. Motor fast drive control. The circuit compares the phase of VRD PULSES with the  $\pm 1\%$  threshold waveform TP10. If VRD PULSES occur within the  $\pm 1\%$  threshold, the  $\bar{Q}$  output (TP17) of the fast drive flip-flop is clocked 'high' so that the MOTOR FAST DRIVE is 'high'. If the VRD pulses occur outside the  $\pm 1\%$  threshold limits the fast drive flip-flop is clocked so that MOTOR FAST DRIVE is low.

203. 80 ms Drive Inhibit circuit - see Fig. 34. In the normal Synchronizer mode the motor is stopped for a 70-80 ms interval in the transition from fast to slow drive, preventing overshoot. The positive-going edge of TP17 waveform clocks flip-flop IC31b causing DRIVE INHIBIT line, TP23, to go 'low' thus disabling the motor drive. Decade counter IC37 is thereby enabled to count up to 8 at 100 Hz rate after which flip-flop IC31b is cleared and TP23 goes 'high' removing the Drive Inhibit. In the Sweep mode TP23 remains high, so that the motor drive is continuous until the main oscillator is tuned within  $\pm 0.05\%$  of the required frequency.

Phase detector - see Fig. 36


204. The phase detector is a ramp sample and hold configuration which converts the phase of an input pulse into a voltage which fine tunes the main oscillator. The p.r.f. of the ramp waveform is tied to the frequency standard. In the Unlock or Counter mode of operation, TP16 (IN LOCK) is 'high', BIAS PULSE (TP5) is selected as input to the phase detector. This causes the centre of each ramp to be sampled so that the phase detector output is a constant voltage. The foregoing applies when motor tuning (out-of-lock) is in the Synchronizer mode or Sweep mode.

VRD TIME-BASE GENERATOR



1. SAMPLE & HOLD DRIVER

Unlock mode (In lock, TP16 'high')



2. SAMPLE & HOLD DRIVER

Sync mode (In lock, TP16 'low')




Fig. 36 Phase detector timing waveforms (AL4)

205. When in lock in the Synchronizer mode (TP16 'low') the VRD PULSE from AL5 is selected as the input to the phase detector and this controls the main oscillator fine tuning as part of the feedback loop.

206. Phase detector time base. IC10 and IC13 produces waveforms associated with the phase detector, by decoding the output of decade counter IC10 stepped at a rate of 1 kHz. The sample and hold driver consists of monostables IC32, IC33 and IC34 which produce waveforms determining the ramp sample and hold sequence - see Fig. 36.

207. Ramp generator. TR4, together with R12 and R13 form a constant current source, preset to approximately 10 mA. C47 is the ramp capacitor, with TR5 on and TR7 off TP21 ramps up with a constant slope of 10 V/ms approximately until clamped at 20 V by D1. The ramp start is controlled by the RAMP PULSE TP6. When TP6 is 'high', TR1 is held on so that C47 is discharged and TP1 sits at 0 V. When TP6 goes 'low' TP21 ramps up until maximum level is reached where it remains until reset to 0 V when TP6 goes high again.

208. Sample and hold circuit. The cycle of operation begins when a pulse occurs at the phase detector input, triggering monostable IC32. TP19 goes 'high' for approximately 150  $\mu$ s, this turns TR3 on and TR5 off, so that the voltage at TP21 stops ramping and is held constant for 150  $\mu$ s. After a 15  $\mu$ s delay TP22 goes 'low' turning TR6 off and TR7 on for approximately 100  $\mu$ s. In this state C47, the ramp capacitor and C55, the storage capacitor, share their charge; then TP22 returns high causing TR7 to turn off, isolating the voltage stored across C55. TP19 now returns low causing TR5 to turn on so that TP21 continues to ramp up. After a number of repeats of the operation cycle a state of equilibrium is reached in which the voltage across the storage capacitor equals the voltage sampled on the ramp, so that no further correction is applied to the output voltage which now remains stable. C62 counteracts the very small proportion of switching waveform fed to the output via TR7 inter-electrode capacitance.

209. Output stage. In order to preserve the voltage stored across C55, it is buffered from the f.m. drive circuits in AS5 by source follower TR8a. TR8a source load is a 2 mA constant current source consisting of TR8b and R19. IC38 is wired as a bootstrap circuit to limit TR8a drain/source voltage to about 8 V, this minimizes dissipation in TR8a and reduces gate leakage current to negligible proportions when the drain current is high.

Threshold detector - see Fig. 37

210. When operating in the Synchronizer mode with frequency locked, it is possible to key in successive  $\Delta f$  increments of less than 0.1% of frequency so that each new frequency is obtained by electrical fine tuning. In this way the phase detector output will approach one or other of the ramp limits and it is necessary to detect when the VRD PULSES fall outside the ramp threshold. Threshold waveform TP7 is 'high' during the effective ramp width, and this waveform is fed to the data input of flip-flop IC35 which is clocked by the sample and hold driver. When within the threshold, flip-flop Q outputs are 'high' which maintains OUT OF THRESHOLD (TP25) 'high' and CW DRIVE (TP27) 'high'.




Fig. 37 Threshold detector (AL4)

211. When a VRD PULSE occurs outside the threshold, TP7 is 'low' so that flip-flop Q outputs are clocked successively 'low' causing the OUT-OF-THRESHOLD (TP25) to go 'low'. This presets IC29a to register out-of-lock and actuates the motor drive.

212. If the clock pulse occurs before the ramp starts, then RAMP PULSE (TP6) is 'high', IC36a output sets the motor direction latch so that CW DRIVE (TP27) goes 'low' thereby clearing flip-flop IC31 to force MOTOR CW/CCW line 'high'. Thus the motor drives in the correct direction to reduce frequency.

Lock Indicator circuit - see Fig. 38

213. The Lock Indicator circuit controls the illumination of the front panel LOCK indicator. In the Manual (Count) mode of operation the DELAYED SYNC/COUNT being 'high' forces the FREQUENCY LOCK IND line 'low', (front panel lock indicator is off). When in lock in the Synchronizer mode the gate period counter is held reset, FREQUENCY LOCK IND line is high (front panel LOCK indicator is on). When out-of-lock in the Synchronizer mode the gate period counter is enabled producing a 6.25 Hz square wave at TP8, this toggles the FREQUENCY LOCK IND line so that the front panel LOCK indicator flashes at a rate of 6.25 Hz whenever the main oscillator is coarse tuned.





## DISPLAY DRIVE (AL2)

Circuit diagram : Chap. 7, Figs. 8 and 9

217. Modulation and carrier level information to be displayed by the Display Unit AL1 is outputted from the microprocessor on a 4-line data bus. The b.c.d. data for each digit is presented in turn and directed to the correct display position by an address bus and latches. This board contains the latches and display decoder/drivers.




Fig. 39 Modulation and level display drive (AL2)

218. Each latch stores data until enabled via an inverter coupled to a 1 of 10 decoder, IC52. When the latch is enabled, data is captured whilst present on the data bus and fed via a decoder/driver to the 7-segment decimal display on AL1. Modulation and carrier level data arrives on PLE pins 3, 4, 11 and 12. The b.c.d. address arrives on PLE pins 5, 6, 9 and 10.




Fig. 40 Carrier frequency display drive (AL2)

219. A second data and address bus pair is used for the carrier frequency display, driven directly by the synchronizer/counter board AL4/5; here the data arrives on PLC pins 2, 3, 12 and 13 and the address on PLC pins 5, 6 and 10. Only three lines are needed to code the 8-digit latches; however an additional latch enable line on PLC pin 11 is used (LATCH GATE OPEN) to delay latching until both data and address are correct. When both are synchronized one of the NOR gates in IC9 or IC20 output a level '1' instruction to the appropriate latch.




Fig. 41 Parallel-out-serial-input registers (AL2)

8 bit parallel-out-serial-input registers - see Fig. 41




Fig. 42 Parallel-out-serial-input data (AL2)

220. Serial information is also fed from the microprocessor via PLD pin 9 on a common shift register data line to a number of 8-bit parallel-out-serial-in registers. These supply the display unit AL1 with the supplementary front panel indications such as decimal points,  $\Delta f$ , sweep, limit indications etc.

221. The serial data is applied simultaneously to all the registers at pin 1, A - see Fig. 42, and is synchronous with clock pulses fed to the CP input at pin 8 from the microprocessor. Only one of the five register clocks SR1 to SR5 is pulsed by the microprocessor at a time, so only that register is loaded with data. After its 8 bits have been loaded, the following 8 bits are loaded into the next register when its clock line receives 8 clock pulses. Whenever any of the 40 bits of data needs to be changed, all 40 are reloaded.

222. Each clock pulse on the CP input pin 8 shifts data in the register one place to the right and enters into the left position Q0 (pin 3), the current data on data input A (pin 1). The 8 register outputs are inverted and fed to the indicator l.e.d.'s on the display unit AL1.

AM or f.m. ON/OFF lamp drive logic

223. The logic for both f.m. and a.m. is similar, therefore only the a.m. logic is considered. There are four inputs - see Fig. 43a and b. These are as follows:-

- (a) A 1 Hz square wave to provide a flashing indication when unwanted conditions exist.
- (b) An AM LEVEL ERROR instruction which comes from AS3 modulation leveller board to indicate by flashing the AM OFF l.e.d. that the modulation will not be calibrated.
- (c) A latched bit from the microprocessor to give a flashing AM OFF indication when the requested a.m. modulation is invalid i.e. when the output level is at +126 dB $\mu$ V or greater.
- (d) A further latched bit to give a steady AM OFF indication when a.m. is not selected.

224. Fig. 43a shows the operation of the logic circuit IC33b and IC38a during the AM OFF condition, IC38a outputs a steady '0' AM OFF indication.




Fig. 43a AM OFF logic (AL2)

225. Fig. 43b shows the same circuit operating when an a.m. level error exists and the input at (b) changes from level '1' to '0' level. Similarly a change to '0' level at input (c) would also give the same result, that is a flashing AM OFF indication.





Fig. 43b AM level error logic (AL2)

### MICROPROCESSOR SYSTEM (AL3)

Circuit diagram : Chap. 7, Fig. 10

226. The control system inside 2017 is made up of an 8085A microprocessor, 8k bytes of ROM (program storage), 512 bytes of RAM (work space and instrument storage) and 256 bytes of PROM (FM tracking). Connection between the system and the 2017 hardware is via 8 programmable input/output ports and a GPIB talker/listener integrated circuit.

227. The components and their interconnections are briefly described below. A full description can be found in "MCS 85 Users Manual" published by Intel Corporation.



IPC 4396

Fig. 44 8085A Microprocessor system (AL3)

228. IC8 (8085A). An 8-bit NMOS microprocessor, with on-chip clock generation, interrupts, and featuring a multiplexed address/data bus. It is compatible with software in the 8080 series, but has two extra instructions available to it, and operates faster.
229. IC12, IC13 (8755A/8355A). 2k byte PROM/ROM (8755A memory is programmable, 8355A is not) with two 8-bit bi-directional input/output (I/O) ports. Its multiplexed address/data bus allows the 8755A/8355A to connect directly to the 8085A.
230. IC14, IC18 (2716/2316E). 2k byte PROM/ROM (2716 is programmable, 2316E is not). This device has conventional, separate, address and data buses, requiring the 8085A bus bars to be de-multiplexed to allow interconnection. This is carried out by the pack of 8 flip-flops, IC10.
231. IC7, IC15 (8155). 256 byte RAM with two 8-bit bi-directional I/O ports and a 6-bit bi-directional port. A programmable timer is included on the I/C but not used in 2017. Its multiplexed address/data bus allows the 8155 to connect directly to the 8085A.
232. IC21 (1702AL). 256 byte PROM with conventional, separate, address and data buses so is connected in the same manner as IC14/IC18 to the 8085A via IC10.
233. IC6 (8291). A GPIB talker/listener integrated circuit, connecting directly to the 8085A, which implement the full IEEE 488 specification for talker/listener devices (no control function).
234. IC11 (P8205). 1 of 8 binary decoder driven by A11, A12 and A14 of the 8085A. This is used to select which of the above ICs is active (only one can be active at any one time). The address assigned to each device is given in Table 9 below.

TABLE 9 PROGRAM ADDRESS DATA

8755A/8355A	IC12	0-7FFH	0-2047	decimal
8755A/8355A	IC13	800H-FFFH	2048-4095	"
2716/2316E	IC14	1000H-17FFH	4096-6143	"
2716/2316E	IC18	1800H-1FFFH	6144-8191	"
8155	IC15	2000H-20FFH	8192-8447	"
8155	IC7	2800H-28FFH	10240-10495	"
8291	IC6	3000H-3700H	12288-14080	"
1702AL	IC21	3800H-38FFH	14336-14591	"

235. Of these devices, the two 8755A/8355A's and the two 2716/2316's are used for the main program (address 0-1FFFH), the two 8155's are used for work space and stores, and the 1702AL for storing the f.m. tracking correction data.

### 8085A instruction cycle

236. The 8085A operation can be broken down into a sequence of instruction cycles, each of which is made up of one to five read or write operations referred to as machine cycles. The first machine cycle of an instruction consists of reading from ROM the opcode to be executed. During the first clock period the contents of the 16-bit internal program counter appears on the full address bus (AD0-AD7 and A8-A15). Before the removal of the address, the ALE line (address latch enable) operates high and low again, allowing, on the trailing edge, the peripheral devices to latch the complete address. Because IC14/IC18 and IC21 do not have internal latches, IC10 carries out the de-multiplexing function instead.

237. Normally the 8085A would now proceed, during the next clock period, to lower  $\overline{RD}$  and read the instruction of code that ROM has placed on the data bus. However, as a precaution against memory not responding in time, a wait state, of one clock cycle, is built in to the 2017's microprocessor system. This is achieved by the dual flip-flops IC10, and mean that after the 8085A has sent out an address, and lowered ALE, there is a pause of one clock period to allow memory to respond with the data.

238. At the end of the wait clock cycle, the opcode is read by the microprocessor from the data bus. The machine cycle finishes with one or more clock cycles during which the 8085A executes the fetched instruction. If the microprocessor has just read the first part of a multi-byte instruction then a further read cycle will be carried out, and depending again on the nature of the instruction, a write cycle may be included.

239. The write cycle, which enables the 8085A to send data to a device (memory or an I/O port), is similar to a read except that after the address (to be written to) has been sent, and ALE lowered, the data to be written is placed on the data bus by the microprocessor and  $\overline{WR}$  operating low. A wait state follows, after which the microprocessor removes  $\overline{WR}$ , and the data, and moves to the next cycle.

240. During an instruction cycle the program counter is incremented so that at the start of the next cycle the address of the next instruction is ready to be sent to the address bus. A jump, sub-routine call or return from a sub-routine is achieved by the 8085A over-writing the program counter to force program away from the next instruction (numerically) but towards the next instruction (logically). The 8085A can perform machine cycles other than "fetch" "read" and "write" but these are not used in 2017.

### Input/output

241. 2017 microprocessor uses memory devices that contain I/O functions to economize on board space and the number of ICs utilized. Although physically housed on the same IC as the ROM or RAM the I/O circuitry can be considered as an independent entity. The 8085A allows use of special I/O instructions that assume the I/O devices to be wired 'conventionally'. This is referred to as I/O mapped I/O. However it is possible, by sacrificing some of the 8085A's 16-bit address capability, to wire the I/O so that each port appears to the processor as a memory location. Hence the programmer can, by simply addressing the appropriate 'memory' location, read, or write to, any port. This is referred to as "memory mapped I/O", and, as is more general in its application, is the option used in 2017.

242. A memory chip knows whether a memory location or an I/O port is being addressed by the state of its  $\overline{IO/M}$  pin at the time. For "I/O mapping" this is wired to the  $\overline{IO/M}$  pin of the 8085A, but for "memory mapping", assuming that only half of the 16-bit address capability is needed, it is usual to connect the memory  $\overline{IO/M}$  pin to the A15 address line from the microprocessor. This means that all addresses below  $2^{15}$  (= 32768) will be routed to memory, whereas all those between  $2^{15}$  and  $2^{16}$  will be considered as intended for I/O.

#### Re-set

243. Although the microprocessor will execute instructions sequentially (except at a jump, etc.), the address of an instruction about to be executed being held on the program counter, it is essential that, at switch-on, something forces the program counter to a known value in order to start the program running correctly. This is achieved by the  $\overline{RESET IN}$  pin 36 on the microprocessor which, connected to the RC network R7 and C8, stays low for a short time after the supply reaches +5 V. This resets the program counter to zero, and causes the RESET OUT pin 3 on the 8085A to go high. RESET OUT is connected to the I/O ports and the GPIB integrated circuit, initializing them at the same time the program starts.

#### Clock

244. The 8085A does not need an external clock generator. Crystal XL1 is connected directly to pins 1 and 2, and the necessary two-phase clock is produced internally. One phase of the clock appears on the CLOCK OUT pin 37, synchronizing external devices as necessary. Although the crystal frequency is 6.144 MHz there is an internal divider, so the signal at CLOCK OUT is at 3.072 MHz.

### LATCHES BOARD (AS2)

*Circuit diagram : Chap. 7, Figs. 24 and 25*

245. The microprocessor AL3 is contained in a screened box with all external connections carefully filtered. It is therefore undesirable to wire all the 2017 front panel functions and internal controls individually so creating the need for extensive wiring and many additional filter components. The functions and controls have instead been wired direct to the latches board AS2 situated outside the screened box and a total of thirteen filtered lines only are required to interface this with the microprocessor.

246. There are eight octal latches used to store instructions from the microprocessor and four octal flip-flops connected as tri-state gates. The gates are used to select the front panel information to be read by the microprocessor. Latches and gates are accessed to the microprocessor by an 8-bit data bus. A 4-bit address bus is also connected to a 4-16 decoder on AS2 to give twelve discrete enable lines; these are used to enable each of the latches and gates when individually addressed. A further  $\overline{ADDRESS VALID}$  instruction  $\overline{OE}$  is used to introduce a delay in the decoder operation, this allows data normally delayed through the filtered lines to reach the latches board in the correct order.



Circuit description

247. The 4-bit function address is fed from the microprocessor to the 4-16 line decoder IC12 via PLT pins 1, 2, 13 and 14. Data from the microprocessor is fed via PLT pins 3, 5, 6, 7, 9, 10, 11 and 12 to all the latches and gates and the ADDRESS VALID instruction from PLBH pin 3.

248. The inputs to the decoder IC12 are normally held high until the appropriate address is placed on the bus, a wait sequence follows (approximately 1  $\mu$ s) to allow for the delay subjected by the 1 MHz filters fitted on all lines. After this delay the ADDRESS VALID 'low' instruction enables the 4-16 decoder and the required latch or gate is accessed by one of the decoder's twelve output lines. A wait sequence is also placed between each instruction giving typical input and output sequences as shown in Table 10 below.

TABLE 10 LATCHES BOARD ADDRESS SEQUENCE (AS2)

<i>Input</i>	<i>Output</i>
Place address on address bus	Place data on data bus
Wait	Wait
<u>ADDRESS VALID</u> '0' low	Place address on address bus
Wait	Wait
Read data bus	<u>ADDRESS VALID</u> '0' low
Wait	Wait
<u>ADDRESS VALID</u> '1' high	<u>ADDRESS VALID</u> '1' high
Wait	Wait
Remove address	Remove address
	Wait
	Remove data

GPIB (AL3/AG1)

*Circuit diagrams : Chap. 7, Figs. 10 and 13*

249. The function of the GPIB drive board AG1 is to provide buffering between the general purpose interface bus and the 8291 GPIB handler on the microprocessor board, AL3. As the microprocessor board is located within the screened logic box and all lines from the logic box are filtered, some high speed drivers are needed to operate the filters fast enough to meet the GPIB specifications.

250. For those GPIB lines sending information to the 2017 filter drivers are situated on AG1 and the receivers on AL3. For those carrying information from the 2017 filter drivers are on AL3 and the receivers on AG1.

251. The external controller directs the flow of data on the bus and designates when the 2017 is to send data and when it must receive it. The bus uses 16 signal lines to connect all units of a system in parallel. These lines are sub-divided into data, transfer and interface management buses as shown in Fig. 45 below.




Fig. 45 Interface bus structure (AG1)

Data bus

252. Comprises 8 data input/output lines DIO 1 to 8 and is used to transfer the data (commands, addresses and instructions) in bit parallel, byte serial form.

Interface management bus

253. Manages the orderly flow of data across the interface and consists of 5 wires carrying the following signals:

Interface clear (IFC); sent by the system controller to clear all device interfaces so that they set to an initial condition.

Remote enable (REN); sent by the controller to enable instruments to be placed under remote control.

Attention (ATN); sent by the controller to indicate that an address or command is on the data lines.

End or identify (EOI); an instrument or controller signal sent to indicate the end of a message.

Service request (SRQ); sent to a controller by an instrument to indicate that it needs service e.g. 2017's reverse power protection has tripped.

### Handshake or data transfer bus

254. Co-ordinates the flow of data and comprises 3 lines which are used for the handshaking process, by which a talker or controller synchronizes its readiness to send data with a listener's readiness to receive data. The handshake signals are:

Not ready for data (NRFD); asserted (low) by a listener when it is active and not yet ready to receive data. Set high to signal its readiness to receive data, DAV can then be signalled if further data is to be processed.

Data valid (DAV); asserted by a talker to indicate that the data it has placed on the data bus has settled and may be accepted.

Not data accepted (NDAC); asserted by a listener when receiving information from the data lines. Release of the NDAC line tells the data source that new data can be submitted.

### Bus operation

255. (i) A sequence of messages may be commenced by the controller asserting IFC on the management bus to set the interface to its initial condition.

(ii) The controller then sets up which instruments are to be listeners by asserting ATN and handshaking the personalized listen address of these instruments over the bus. Similarly the controller designates the talker (only one instrument may talk at a time) by sending its talk address, again with ATN asserted.

(iii) On release of the ATN command (i.e.  $\overline{\text{ATN}}$ ) the talker is then able to place data on the data lines DIO 1 to 8, the transfer of this is controlled by the handshake process and is received by all addressed listeners. The talker typically concludes the sequence by asserting EOI and the controller then resumes control.

(iv) Both the talker and the listeners may be switched by the controller into an inactive state by asserting IFC or sending OTA (other talk address) and UNL (unlisten) on the data bus.

### Handshake procedure

256. The handshake is used whenever data is transferred on the bus. When a signal is asserted the function indicated by the line is carried out, e.g. NRFD is asserted to signify the listener's unreadiness to receive data, and unasserted or removed when ready to receive data. A typical handshake is as follows:

(i) Talker (controller) places a byte on the data bus with DAV initially unasserted to show data is not yet valid.

(ii) When all listeners are ready to receive data NRFD is removed with NDAC at this time asserted.

(iii) After a delay to allow the data bus to settle, talker asserts DAV to show data is valid and may be accepted.

- (iv) Data byte is transferred, then listeners assert NRFD. When all the listeners have accepted the byte NDAC is removed to signify receipt.
- (v) Talker removes DAV, listeners assert NDAC, and the bus reverts to its initial condition ready for the next data byte, a typical cycle is shown below in Fig. 46.




Fig. 46 Handshake procedure

257. Also provided on board AG1 are the GPIB bus terminator loads and the address selection switch.

### CHASSIS (A0)

AC pre-regulator and mains selector (AP1) - see para. 265

*Circuit diagram : Chap. 7, Fig. 5*

258. Pre-regulation of the mains input supply to the main transformer, T1, is achieved by monitoring one of its outputs and switching the supply to the optimum of ten available primary taps by means of triacs. To avoid interference the sequential tap changes may occur only when the mains current passes through zero.

259. The mains is also fed directly to an auxiliary transformer, T2, to operate the pre-regulator circuits. Initially the triac connected to the highest voltage tap is turned on. This ensures that the d.c. regulators are not overvolted and that the least possible current surge occurs should the transformer be magnetized in the wrong direction.

260. The monitored output of T1 is compared with two reference voltages to define a range of output voltage within which a tap change is not required. If the monitored voltage is below this range the next lower tap is selected by decrementing the ten step up-down counter which drives the triacs. Further comparisons take place and the tappings changed until the sense voltage is within the specified limits (maximum time required to move through all ten taps is 200 ms). Subsequent mains voltage changes cause the counter to step up or down whenever the limits are exceeded. A slight amount of hysteresis is built in to the comparator circuits to prevent hunting. These and other control functions are incorporated in a custom LSI integrated circuit, IC3, shown in Fig. 47 below.






Fig. 47 Pre-regulator simplified block diagram

Circuit description (AP1)

261. The a.c. input is fed through two 2.5 A fuses FS1 and FS2 to the supply switch SE via PLAE and SKAE pins 2 and 6, and returned through SKAE and PLAE pins 1 and 7. The neutral line is connected through PLAR and SKAR pin 26 to the primary windings of T1, and the live line through D1/D2 to the input of all ten triacs. Selection of the required triac is then carried out and the supply connected through PLAK, SKAK, PLAR and SKAR to the required tapping point on transformer T1.

Mains supply range tappings (SKAK)

262. Two sockets covering the voltage supply ranges 94-132 V a.c. and 188-265 V a.c. are provided. The socket appropriate to the required range is inserted into plug PLAK and the socket not required is placed in a stowage position provided on the inside of the rear panel. The panel has an observation window where the supply range voltage in use is indicated on the alternative socket stowed there. The two voltage supply ranges are connected as shown below in Fig. 48.




TPB 401

Fig. 48 115 V/230 V mains supply tappings (SKAK)

Zero current sensing (AP1)

263. To ensure that two triacs are never turned on at the same time it is necessary to switch between taps at the zeros of current. Two diodes, D1 and D2, are connected in inverse parallel together with a 100  $\Omega$  resistor, R5 in the live side of the mains. Only when the supply current is nearing zero and both diodes are cut off can TR3 turn off, producing the positive-going transition of the current sensor output pulse shown in Fig. 49 below.



*Fig. 49 Current sensor output pulses (AP1)*

264. During the time TR3 is turned off the current sense output remains high until the supply current exceeds about 4 mA again. TR3 is then turned on via either TR1 or TR2 and the current sensor output pulse returns to zero.




Fig. 50 Zero current sensor circuit (AP1)

Control circuit power supply (AP1) ⚠

265. An auxiliary transformer, T2, is used to give the regulated 5 V supply required by IC2,3 and 4. The 5 V rail is connected to the live line placing these circuits at almost mains potential as shown in Fig. 51 below.




Fig. 51 Control circuit power supply (AP1)



Inhibit circuit (AP1)

266. The inhibit circuit delays the switch on of triacs after a break in the mains supply of more than a predetermined length (approximately 23 ms). This will ensure that no errors result from a low or non-existent pre-regulator power supply.




Fig. 52 Inhibit circuit (AP1)

267. During each half cycle of the supply TR4 is turned on via R8 and discharges C32 to 0 V. If the supply is intermittent or missing, the ramp will continue until the comparator within IC3 trips; this in turn causes C9 to discharge and IC3 output is inhibited. When the correct supply is restored C9 recharges and after about one second the bistable within IC3 re-enables the output drive. The same delay is incurred when the instrument is first switched on while the pre-regulator supplies are established.

Voltage sensor (AP1)

268. The voltage sensor is a peak detector circuit, it compares the positive peak voltage of the sense windings on the main transformer, T1, with two reference voltages. Under normal circumstances the peak sense voltage will lie somewhere between the two reference voltages indicating that the main transformer is operating with the correct tapping selected. If the sense voltage exceeds these limits the logic circuit sends a pulse to the up/down counter which will change state at the next zero crossing. Internal logic prevents the counter overflowing. The 2.45 V reference voltage is derived from the 5 V regulated supply by IC2 as shown previously in Fig. 51 - Control circuit power supply.






Fig. 54 Peak position sensor

Triac drivers (AP1)

270. One of the ten triac drivers is shown in Fig. 55 below. The Darlington pairs within IC4 and IC5 provide the required current and the transient protection networks, i.e. R21, R31 and C11 prevent spurious triggering.




Fig. 55 Triac driver (AP1)

Voltage stabilizers (AP2)

271. Six separate regulated output voltages are provided; two of these, -12 V and +24 V, have fixed voltage outputs and three others, -5 V, +5 V and +12 V, are adjustable. All five regulators feature internal current limit and thermal shutdown, each has an l.e.d. indicator within the confines of the instrument to show the supply is on line.

272. The sixth regulator circuit gives a highly accurate low noise +70 V supply employing remote voltage sensing from unit AS5 via PLAN. Diodes D33, D34 and D35 provide the voltage offsets (from 70 V to 10 V) to operate TR1 series pass transistor. A connection from the +24 V supply line is also used to power IC4, a low noise feedback amplifier. TR2 with R19 is a current limiter protecting TR1 against momentary short circuits. TR3, R22 and R23 are supplied as a three part kit selected to give a standardized low noise reference, R15 sets the ripple null and R29, R30 are selected to give exactly +70 V output.

Keyboards (AK1, AK2, AK3)

*Circuit diagram : Chap. 7, Fig. 4*

273. Front panel selections are obtained using three separate printed circuit boards for convenience. The main keyboard, AK1, connects all the front panel keys to a six-by-six line matrix, this is fed via the latches board, AS2, to the microprocessor AL3. When a key is depressed both a vertical and a horizontal line are forced 'low', these are combined by the microprocessor to give a unique identification.

274. Keyboard AK2 includes two keys, UNLOCK/LOCK and COUNTER EXT; these are connected to the main AK1 matrix through plugs and sockets BK and AX. Also connected on this board are nine l.e.d's and a 4-10 line decoder providing an indication for eight of the nine selected frequency ranges. TR1 and D9 are connected direct to the input for the range 9 indication. Two further l.e.d's D10 and D11, are used to indicate REMOTE and ADDRESS modes and are lit by the microprocessor AL3 via the latches board, AS2.

275. Keyboard AK3 has five keys, all are connected through plugs and sockets PLBL and SKAX to the common matrix on board AK1.

Chapter 5

MAINTENANCE

CONTENTS

Para.	
1	Introduction
13	Access and layout
13	Access
14	Logic processor unit (ALO) access
15	RF Section (AB0) removal
16	RF Section (AA0) access
17	Board layout and pre-set components
18	Lamp replacement
19	Performance checks.
19	Overall tests and adjustments
20	RF output
21	Coarse attenuator functional check
23	Frequency accuracy
24	Modulation oscillator performance
25	FM deviation
26	FM tracking
27	AM depth
29	External a.m. modulation frequency and level range
30	AM distortion
31	FM distortion
32	Spurious f.m. on c.w.
33	Spurious a.m. on c.w.
34	VSWR (5 MHz to 1 GHz)
35	Carrier harmonics and spurious signals
37	Reverse power protection
38	Fault location
39	Voltage checks
40	Master oscillator (AS1)
45	Divider chain (AA11)
48	Low-pass filters (AA31)
49	Output amplifiers and ALC (AB2)
62	Frequency (Unlock/Lock) domain faults
63	Coarse attenuator (AT0)
64	Fine attenuator (AS2/AS3)
65	ALC limits
66	Microprocessor control circuits (AL3/AS2)
67	Keyboard and Display failures
73	AM faults
78	Pulse modulation faults
80	RF amplifier level control (AA21)
81	FM control faults (AS5)
86	RF signal leakage
87	GPIB faults
95	Realignment
98	Input offset null adjustments (AB2)
99	FM Pre-distortion alignment (AS5)
104	Auto levelling circuit alignment (AA21)
105	Pre-set and SIC components

Fig.		Page
1	Board location ... ..	5/6
2	Logic processor unit, front securing screws ... ..	7
3	Removal of air duct ... ..	7
4	Alternative fixing positions for logic processor unit ... ..	8
5	Positioning of spring contacts (AA31) ... ..	9
6	Chassis components layout (A0) ... ..	9
7	Test gear arrangement for r.f. output measurements ... ..	16
8	Modulation depth measurement ... ..	19
9	Test gear arrangement for the checking of external modulation sensitivity ... ..	19
10	Test gear arrangement for checking f.m. and a.m. distortion and f.m. on c.w. ... ..	20
11	Test gear arrangement for checking spurious a.m. on c.w. ... ..	21
12	Test gear arrangement for checking v.s.w.r. ... ..	22
13	Measurement of stabilized voltages (AP2) ... ..	24
14	Test gear arrangement for f.m. pre-distortion alignment (AS5) ... ..	51

Table		Page
1	Test equipment ... ..	10
2	Decibel conversion table ... ..	13
3	dB $\mu$ V conversion table ... ..	15
4	AT0 attenuator functional check ... ..	17
5	General fault finding chart ... ..	25/26
6	Divider switching ... ..	29
7	AB2 DC voltages (ALC & HF amp. selected) ... ..	31
8	AB2 DC voltages (LF amp. selected) ... ..	32
9	Unlock mode fault analysis ... ..	35
10	Lock mode fault analysis ... ..	36
11	External counter mode fault analysis ... ..	37/38
12	AL4 test points .. ...	39
13	AL5 test points .. ...	40
14	AA21 test points ... ..	45
15	Error drive settings ... ..	53
16	Pre-set and SIC components ... ..	53



Annex

A Measurement of phase noise in signal generators

INTRODUCTION

1. This chapter contains information for keeping the equipment in good working order, checking overall performance, fault finding and realignment procedures. Before attempting any maintenance on the equipment you are advised to read the preceding chapter containing the technical description.

2. Test procedures described in this chapter may be simplified and of restricted range compared with those that relate to the generally more comprehensive factory test facilities, which are necessary to demonstrate complete compliance with the specifications.

3. Performance limits quoted are for guidance and should not be taken as guaranteed performance specifications unless they are also quoted in the performance data in Chap. 1. When making tests to verify that the instrument meets the stated performance limits, allowance must always be made for the uncertainty of the test equipment used.
4. In case of difficulties which cannot be resolved with the aid of this book, please contact our Service Division at the address given inside the rear cover, or your nearest Marconi Instruments representative. Always quote the type and serial number found on the data plate at the rear of the instrument.
5. Integrated circuit and semiconductor devices are used throughout this instrument and, although these have inherent long term reliability and mechanical ruggedness, they are susceptible to damage by overloading, reversed polarity and excessive heat or radiation and the use of insulation testers.
6. Numerous chip capacitors and resistors are fitted in this equipment. These have silver palladium end cap terminations. When soldering these devices use solder containing 2% silver and a temperature controlled 45 watt soldering iron set to 315° (600°F). The use of a high wattage soldering iron will minimize the time taken to solder the device.
-  7. Static sensitive components. The c.m.o.s. integrated circuits used in this instrument have extremely high input resistance and can be damaged by accumulation of static charges. (See preliminary pages, Notes and Cautions.) Boards that have such integrated circuits all carry warning notices against damage by static discharge.
-  8. Beryllia health hazard. This material is used in the construction of some transistors in this equipment. These are transistors TR23 and TR26 on Unit AB2. Warning notices are displayed and extreme care must be exercised when wishing to disturb these. (See preliminary pages, Notes and Cautions.)
9. Bulkhead connectors and gaskets. Special care should be taken to ensure that no r.f. leakage occurs. To this end all bulkhead connectors and lid sealing gaskets should be secure. It is essential that the unit lids be correctly relocated in their slotted recesses after removal.
10. Fault location. Some aid to fault finding is provided by the typical d.c. voltage and signal levels. Tables given are not extensive but are intended as a pointer to further investigation. It is emphasized that each fault table should be studied having regard for the others, since incorrect operation of a circuit may be caused by malfunction of an associated circuit.
11. DC voltages. Voltages given approximate those which can be expected using a 20 k $\Omega$ /V meter on a typical 2017 connected to an a.c. supply of 220 - 240 V, 50 Hz and unless stated otherwise were measured with the controls of the 2017 positioned as follows:-

CARRIER FREQUENCY	: 400 MHz
MODULATION OSCILLATOR	: ON, 1 kHz
AM DEPTH	: INT, 30%
FM DEVIATION	: INT
OUTPUT EMF	: +116 dB rel. 1 $\mu$ V
FINE TUNE	: MID TRAVEL



12. Air cooling. Cooling of this instrument is effected by drawing cooling air through the filter at the rear of the instrument. The fan unit is mounted on the rear panel and requires no maintenance but the filter should be cleaned periodically.

- (a) Withdraw the filter, first removing the cover from the rear panel.
- (b) Clean the polyurethane foam of the filter with a suction cleaner and, if necessary, wash with hot soapy water. Under no circumstances should solvents be used.
- (c) Shake the filter dry, if necessary, and replace.

## ACCESS AND LAYOUT

### Access (see Fig. 1)

13. Access to the instrument may be divided into four main areas : Logic Processor ALO, RF section AA0, RF section ABO and the Master Oscillator, Gear box and Motor drive.

- (i) The logic processor unit can be pivoted and secured in any one of three positions after first removing four conhex connectors and the air duct, see next para. for details.

Logic processor unit access. After further removing the lower logic processor unit cover, section AL4/AL5 can be hinged to expose the logic boards AL1-AL3.

- (ii) The master oscillator and associated circuits are accessible when the logic processor unit has been placed in one of the three servicing positions.

- (iii) RF section ABO, boards AB1, AB2 and AB3 are also accessible when the logic processor unit is in the servicing position.

- (iv) RF section AA0, boards AA21, AA22 and AA31 are accessed by removing the upper RF section ABO. Boards AA11, AS2, and the Attenuator AT1 are all accessible from underneath the instrument.


### Logic processor unit (ALO) access

14. First remove the outside covers, both top and bottom are easily removed by withdrawing two fastening screws for each cover, these are secured to the rear panel.

- (a) Remove the trim strips from the side of both front carrying handles, each of these are held by two countersunk screws.




(b) Remove the two front logic processor securing screws from the right-hand carrying handle - see Fig. 2 below - and similarly the corresponding screws on the left hand side carrying handle.



*Fig. 2 Logic processor unit, front securing screws*

(c) Detach the air duct from the rear of the logic processor unit shown in Fig. 3 below.



*Fig. 3 Removal of air duct*

(d) Before any attempt is made to pivot the logic processor unit it is essential that the four conhex plugs PLAU, PLAV, PLAW and PLDE are first disconnected. To ensure that this is not neglected a safety feature has been incorporated. A slide key plate is fitted in such a position that its tab protrudes through a keyhole in the side frame. This prevents the raising of the unit inadvertently. When the conhex plugs have been disconnected, the slide key plate can be moved sideways to release the tab from the side frame. The logic processor unit can then be pivoted into one of three positions and fixed using one of the two front securing screws as shown in Fig. 4 below.




Fig. 4 Alternative fixing positions for logic processor unit

#### RF Section (AB0) removal

15. (a) Raise the logic processor unit and secure this in the vertical position.
- (b) Remove ABO lid held by four panhead screws, this will provide access to boards AB1 and AB2.
- (c) Disconnect SKDU ribbon connector from unit AB3 situated on the side of box ABO.
- (d) Remove the two semi-rigid conhex plugs PLCR (RF OUT) and PLDD (1 MHz IN) from the sides of the box ABO.
- (e) Remove the four retaining screws securing the box to the lower RF Section AAO. Raise ABO box slightly until the remaining conhex plug PLCY interconnecting ABO and AAO is accessible under ABO. Disconnect this and also the air duct, then remove the box ABO.



On replacing ABO box ensure that the air duct is refitted otherwise over heating and eventual damage will result.

RF Section (AA0) access

16. Access to board AA11 can be gained easily by removing the instrument's outside lower cover and also AA0 box lower lid. Board AA31 underside is visible when ABO unit is removed, this is fastened by six panhead screws. Five of these hold in position spring contacts which must be replaced in the same position. Unless the spring contacts shown in Fig. 5 below are positioned correctly a risk of short circuits on the board is likely. When these are withdrawn AA31 can be raised to enable PLCJ and ribbon connector SKCL to be disconnected and the board removed. AA21 is then immediately accessible and AA23, AA24, AA25 when the cover plate held by six panhead screws is removed.




Fig. 5 Positioning of spring contacts (AA31)

Board layout and pre-set components

17. Printed circuit board component layouts can be seen in Chap. 7, Servicing diagrams, pre-set and select-in-calibration (SIC) components are also identified there. It is possible that some SICs such as C49, AB2 are only fitted to optimize, improve or set up a working parameter such as the HF response during initial manufacture and alignment. If the component is not in circuit no attempt should be made to fit it unless a relevant re-alignment procedure shows that its inclusion is necessary. Board location is shown in Fig. 1 and significant components on A0 chassis and rear panel are shown in Fig. 6 below.




Fig. 6 Chassis components layout (A0)

Lamp replacement

18. The only front panel lamp fitted is the SUPPLY on indication (LP1). This may be removed by pulling firmly on the plastic lamp cover withdrawing the lamp and cover complete. The lamp can then be removed from the cover. To refit, replace the assembly by pressing firmly back into place.

PERFORMANCE CHECKS

Overall tests and adjustments

19. Many of the tests described in this chapter are simplified and of restricted range compared with those which would demonstrate compliance with the specification as described in paras. 1 to 4. If the results quoted in the following paragraphs are not obtainable refer to the related fault finding section and tables, and after repair ensure that realignment is carried out in accordance with that section, if applicable.

TABLE 1 TEST EQUIPMENT

Item	Description	Minimum use specifications	Recommended model
a	RF electronic millivoltmeter	Voltage range: 1mV to 3V r.m.s. Frequency range: 50kHz to 1024MHz Accuracy: $\pm 5\%$ of f.s.d. up to 50MHz $\pm 2\text{dB}$ up to 900MHz $\pm 3\text{dB}$ up to 1500MHz (using coaxial 'T' connector TM 7948)	TF 2603
b	T connector	VSWR $\leq 1.2:1$ at 1500MHz, terminated in $50\Omega$ .	TM 7948
c	N type $50\Omega$ load	VSWR $\leq 1.05:1$ up to 1500MHz.	TM 7967
d	Digital frequency meter	Frequency range: 10Hz to 2GHz. Sensitivity: 56mV r.m.s. p.d. into $50\Omega$ . Input impedance: LF 1MHz in parallel with less than 25pF. Nominal $50\Omega$ .	2435
e	Multimeter	Greater than $20\text{k}\Omega/\text{V}$ .	GEC Selectest
f	Power meter	Power range measurement: $0.03\mu\text{W}$ to 3W. Accuracy: 1% of f.s.d. Frequency range: 10MHz to 1024MHz depending on the tft power head in use.	6460
g	Distortion factor meter	Fundamental range: 20Hz to 20kHz. Fundamental rejection: 80dB. Measurement accuracy: $\pm 2\%$ of full-scale $\pm 2\%$ of reading.	TF 2331A

TABLE 1 TEST EQUIPMENT (continued)

Item	Description	Minimum use specifications	Recommended model
h	AM/FM modulation meter	FM frequency range: 4 to 1024MHz Deviation range: 1.5 to 500kHz. AM frequency range: 4 to 400MHz. Modulation depth range: 30 & 100%. RF input frequency range: 4MHz to 1024MHz. Calibration accuracy: ±3%.	TF 2300B
i	AF oscillator	Frequency range: 10Hz to 110kHz Accuracy: ±3% of reading. Level: 0 to 3V. Distortion: Better than -100dB from 10Hz to 30kHz.	TF 2104
j	Digital voltmeter	DC volts. Ranges: ±200mV to ±1000V. Resolution: 0.1V on 1000V range (10µV on 200mV range). Accuracy: ±0.03% of reading +2 digits. DC current. Ranges: ±200 A - ±2000mA Resolution: ±0.01 A on lowest range 0.005% of range on all ranges. Accuracy: ±0.3% of reading +2 digits on all ranges.	
k	Psophometer		Hatfield Inst. type MBC1000 with A4/1000 fitted.
l	RF detector	Frequency range: 1MHz to 510MHz. Input impedance: Typically 10kΩ shunted by 2pF at 100MHz with an input of 0.5V r.m.s.	TM 9650/1
m	Spectrum analyzer	Frequency range: 10kHz to 1.25GHz. Variable persistence/storage display.	
n	Probe unit	500Ω.	
o	AF voltmeter	Voltage range: 1mV to 100V f.s.d. Frequency range: 10Hz to 10MHz. Accuracy: ±1%.	TF 2600B
p	Oscilloscope with dual trace capability	Bandwidth: 50MHz. Sweep speeds: 1s/div. to 100ns/div.	TELEQUIPMENT D83 with S2C dual time-base unit.
q	Dual trace vertical amplifier	Deflection: 5mV to 20V/div. Accuracy: ±3%.	TELEQUIPMENT V4 dual trace amplifier
r	Differential amplifier	Bandwidth: 150kHz at 50µV/div. rising to 2MHz from 2mV/div. to 10V/div.	TELEQUIPMENT V3 differential amplifier.

TABLE 1 TEST EQUIPMENT (continued)

Item	Description	Minimum use specifications	Recommended model
s	Standard freq. source (1MHz)	Output level: 4V p-p. Frequency accuracy: 2 parts in $10^8$ .	Rubidium or Caesium reference unit.
t	Variable d.c. power supply	0 to 30V d.c. at 1A.	TF 2155/1
u	Sweep oscillator with RF plug-in unit	Frequency range: 5MHz to 1GHz. VSWR: $\pm 0.1\%$ .	6700B
v	Rho-bridge	Frequency range: 1MHz to 1GHz. Residual v.s.w.r.: $\dagger$ than 1.01:1 from 5MHz to 1GHz, $\dagger$ than 1.03:1 below 5MHz. Characteristic impedance: 50 $\Omega$ .	
	Standard and calibrated mismatched loads	55 $\Omega$ , 1.1:1; 60 $\Omega$ , 1.2:1; 70 $\Omega$ , 1.4:1.	
w	Logic probe		
x	Bus fault analyser		ICS ELECTRONICS CORPORATION Model 4810
y	GPIB lead assy.		43129-189U



TABLE 2 DECIBEL CONVERSION TABLE

Ratio Down			Ratio Up	
VOLTAGE	POWER	DECIBELS	VOLTAGE	POWER
1.0	1.0	0	1.0	1.0
.9886	.9772	.1	1.012	1.023
.9772	.9550	.2	1.023	1.047
.9661	.9333	.3	1.035	1.072
.9550	.9120	.4	1.047	1.096
.9441	.8913	.5	1.059	1.122
.9333	.8710	.6	1.072	1.148
.9226	.8511	.7	1.084	1.175
.9120	.8318	.8	1.096	1.202
.9016	.8128	.9	1.109	1.230
.8913	.7943	1.0	1.122	1.259
.8710	.7586	1.2	1.148	1.318
.8511	.7244	1.4	1.175	1.380
.8318	.6918	1.6	1.202	1.445
.8128	.6607	1.8	1.230	1.514
.7943	.6310	2.0	1.259	1.585
.7762	.6026	2.2	1.288	1.660
.7586	.5754	2.4	1.318	1.738
.7413	.5495	2.6	1.349	1.820
.7244	.5248	2.8	1.380	1.905
.7079	.5012	3.0	1.413	1.995
.6683	.4467	3.5	1.496	2.239
.6310	.3981	4.0	1.585	2.512
.5957	.3548	4.5	1.679	2.818
.5623	.3162	5.0	1.778	3.162
.5309	.2818	5.5	1.884	3.548
.5012	.2512	6	1.995	3.981
.4467	.1995	7	2.239	5.012
.3981	.1585	8	2.512	6.310
.3548	.1259	9	2.818	7.943
.3162	.1000	10	3.162	10.000
.2818	.07943	11	3.548	12.59
.2512	.06310	12	3.981	15.85
.2239	.05012	13	4.467	19.95
.1995	.03981	14	5.012	25.12
.1778	.03162	15	5.623	31.62

TABLE 2 DECIBEL CONVERSION TABLE (continued)

Ratio Down			Ratio Up	
VOLTAGE	POWER	DECIBELS	VOLTAGE	POWER
.1585	.02512	<b>16</b>	6.310	39.81
.1413	.01995	<b>17</b>	7.079	50.12
.1259	.01585	<b>18</b>	7.943	63.10
.1122	.01259	<b>19</b>	8.913	79.43
.1000	.01000	<b>20</b>	10.000	100.00
.07943	$6.310 \times 10^{-3}$	<b>22</b>	12.59	158.5
.06310	$3.981 \times 10^{-3}$	<b>24</b>	15.85	251.2
.05012	$2.512 \times 10^{-3}$	<b>26</b>	19.95	398.1
.03981	$1.585 \times 10^{-3}$	<b>28</b>	25.12	631.0
.03162	$1.000 \times 10^{-3}$	<b>30</b>	31.62	1,000
.02512	$6.310 \times 10^{-4}$	<b>32</b>	39.81	$1.585 \times 10^3$
.01995	$3.981 \times 10^{-4}$	<b>34</b>	50.12	$2.512 \times 10^3$
.01585	$2.512 \times 10^{-4}$	<b>36</b>	63.10	$3.981 \times 10^3$
.01259	$1.585 \times 10^{-4}$	<b>38</b>	79.43	$6.310 \times 10^3$
.01000	$1.000 \times 10^{-4}$	<b>40</b>	100.00	$1.000 \times 10^4$
$7.943 \times 10^{-3}$	$6.310 \times 10^{-5}$	<b>42</b>	125.9	$1.585 \times 10^4$
$6.310 \times 10^{-3}$	$3.981 \times 10^{-5}$	<b>44</b>	158.5	$2.512 \times 10^4$
$5.012 \times 10^{-3}$	$2.512 \times 10^{-5}$	<b>46</b>	199.5	$3.981 \times 10^4$
$3.981 \times 10^{-3}$	$1.585 \times 10^{-5}$	<b>48</b>	251.2	$6.310 \times 10^4$
$3.162 \times 10^{-3}$	$1.000 \times 10^{-5}$	<b>50</b>	316.2	$1.000 \times 10^5$
$2.512 \times 10^{-3}$	$6.310 \times 10^{-6}$	<b>52</b>	398.1	$1.585 \times 10^5$
$1.995 \times 10^{-3}$	$3.981 \times 10^{-6}$	<b>54</b>	501.2	$2.512 \times 10^5$
$1.585 \times 10^{-3}$	$2.512 \times 10^{-6}$	<b>56</b>	631.0	$3.981 \times 10^5$
$1.259 \times 10^{-3}$	$1.585 \times 10^{-6}$	<b>58</b>	794.3	$6.310 \times 10^5$
$1.000 \times 10^{-3}$	$1.000 \times 10^{-6}$	<b>60</b>	1,000	$1.000 \times 10^6$
$5.623 \times 10^{-4}$	$3.162 \times 10^{-7}$	<b>65</b>	$1.778 \times 10^3$	$3.162 \times 10^6$
$3.162 \times 10^{-4}$	$1.000 \times 10^{-7}$	<b>70</b>	$3.162 \times 10^3$	$1.000 \times 10^7$
$1.778 \times 10^{-4}$	$3.162 \times 10^{-8}$	<b>75</b>	$5.623 \times 10^3$	$3.162 \times 10^7$
$1.000 \times 10^{-4}$	$1.000 \times 10^{-8}$	<b>80</b>	$1.000 \times 10^4$	$1.000 \times 10^8$
$5.623 \times 10^{-5}$	$3.162 \times 10^{-9}$	<b>85</b>	$1.778 \times 10^4$	$3.162 \times 10^8$
$3.162 \times 10^{-5}$	$1.000 \times 10^{-9}$	<b>90</b>	$3.162 \times 10^4$	$1.000 \times 10^9$
$1.000 \times 10^{-5}$	$1.000 \times 10^{-10}$	<b>100</b>	$1.000 \times 10^5$	$1.000 \times 10^{10}$
$3.162 \times 10^{-6}$	$1.000 \times 10^{-11}$	<b>110</b>	$3.162 \times 10^5$	$1.000 \times 10^{11}$
$1.000 \times 10^{-6}$	$1.000 \times 10^{-12}$	<b>120</b>	$1.000 \times 10^6$	$1.000 \times 10^{12}$
$3.162 \times 10^{-7}$	$1.000 \times 10^{-13}$	<b>130</b>	$3.162 \times 10^6$	$1.000 \times 10^{13}$
$1.000 \times 10^{-7}$	$1.000 \times 10^{-14}$	<b>140</b>	$1.000 \times 10^7$	$1.000 \times 10^{14}$

TABLE 3 dB $\mu$ V CONVERSION TABLE

<i>dBm</i>	<i>EMF</i> ( <i>r.m.s.</i> )	<i>dB<math>\mu</math>V</i> ( <i>e.m.f.</i> )	<i>dBm</i>	<i>EMF</i> ( <i>r.m.s.</i> )	<i>dB<math>\mu</math>V</i> ( <i>e.m.f.</i> )	<i>dBm</i>	<i>EMF</i> ( <i>r.m.s.</i> )	<i>dB<math>\mu</math>V</i> ( <i>e.m.f.</i> )
-130	.141 $\mu$ V	-17	-80	44.7 $\mu$ V	+33	-30	14.1mV	+83
-129	.159	-16	-79	50.2	+34	-29	15.9	+84
-128	.178	-15	-78	56.3	+35	-28	17.8	+85
-127	.200	-14	-77	63.2	+36	-27	20.0	+86
-126	.224	-13	-76	70.9	+37	-26	22.4	+87
-125	.251	-12	-75	79.5	+38	-25	25.1	+88
-124	.282	-11	-74	89.2	+39	-24	28.2	+89
-123	.317	-10	-73	100	+40	-23	31.7	+90
-122	.355	-9	-72	112	+41	-22	35.5	+91
-121	.399	-8	-71	126	+42	-21	39.9	+92
-120	.447	-7	-70	141	+43	-20	44.7	+93
-119	.502	-6	-69	159	+44	-19	50.2	+94
-118	.563	-5	-68	178	+45	-18	56.3	+95
-117	.632	-4	-67	200	+46	-17	63.2	+96
-116	.700	-3	-66	224	+47	-16	70.9	+97
-115	.795	-2	-65	251	+48	-15	79.5	+98
-114	.892	-1	-64	282	+49	-14	89.2	+99
-113	1.00	0	-63	317	+50	-13	100	+100
-112	1.12	+1	-62	355	+51	-12	112	+101
-111	1.20	+2	-61	399	+52	-11	126	+102
-110	1.41	+3	-60	447	+53	-10	141	+103
-109	1.59	+4	-59	502	+54	-9	159	+104
-108	1.78	+5	-58	563	+55	-8	178	+105
-107	2.00	+6	-57	632	+56	-7	200	+106
-106	2.24	+7	-56	709	+57	-6	224	+107
-105	2.51	+8	-55	795	+58	-5	251	+108
-104	2.82	+9	-54	892	+59	-4	282	+109
-103	3.17	+10	-53	1.00mV	+60	-3	317	+110
-102	3.55	+11	-52	1.12	+61	-2	355	+111
-101	3.99	+12	-51	1.26	+62	-1	399	+112
-100	4.47	+13	-50	1.41	+63	0	447	+113
-99	5.02	+14	-49	1.59	+64	+1	502	+114
-98	5.63	+15	-48	1.78	+65	+2	563	+115
-97	6.32	+16	-47	2.00	+66	+3	632	+116
-96	7.09	+17	-46	2.24	+67	+4	709	+117
-95	7.95	+18	-45	2.51	+68	+5	795	+118
-94	8.92	+19	-44	2.82	+69	+6	892	+119
-93	10.0	+20	-43	3.17	+70	+7	1.00V	+120
-92	11.2	+21	-42	3.55	+71	+8	1.12	+121
-91	12.6	+22	-41	3.99	+72	+9	1.26	+122
-90	14.1	+23	-40	4.47	+73	+10	1.41	+123
-89	15.9	+24	-39	5.02	+74	+11	1.59	+124
-88	17.8	+25	-38	5.63	+75	+12	1.78	+125
-87	20.0	+26	-37	6.32	+76	+13	2.00	+126
-86	22.4	+27	-36	7.09	+77	+14	2.24	+127
-85	25.1	+28	-35	7.95	+78	+15	2.51	+128
-84	28.2	+29	-34	8.92	+79	+16	2.82	+129
-83	31.7	+30	-33	10.0	+80	+17	3.17	+130
-82	35.5	+31	-32	11.2	+81	+18	3.55	+131
-81	39.9	+32	-31	12.6	+82	+19	3.99	+132
						+20	4.47	+133

### RF output

Test equipment : items a, RF electronic millivoltmeter  
b, T connector  
c, N type 50  $\Omega$  load  
f, Power meter

20. The following check verifies the action of the a.l.c. at the a.m. maximum output.

- (1) Set the MODULATION OSCILLATOR, AM and FM MODULATION switches to OFF.
- (2) Enter an RF LEVEL of +13 dBm (2 V e.m.f.).
- (3) Connect the millivoltmeter to the output of the signal generator see Fig. 7 below. Set the millivoltmeter to its highest range.




Fig. 7 Test gear arrangement for r.f. output measurements

- (4) Switch ON the RF OUTPUT and observe a reading of approximately 1 V p.d. (2 V e.m.f.).
- (5) Make random selections throughout the frequency range of the instrument and observe that the output level remains constant within  $\pm 1$  dB for frequencies up to 512 MHz and within  $\pm 2$  dB for frequencies between 512 and 1024 MHz. When checking carrier frequencies above 50 MHz it is recommended that a power meter be used with the appropriate tft power head.
- (6) Set FM and AM MODULATION OFF and enter an RF LEVEL of +19 dBm (4 V e.m.f.). Check that the maximum r.f. output level (f.m. and c.w. mode only) remains constant as in step (5) above.

### Coarse attenuator functional check

Test equipment : items m, Spectrum analyser  
n, Probe unit 1GHz/500  $\Omega$

21. Each of the coarse attenuator relays and pads can be checked by connecting the spectrum analyser to the 2017 RF OUTPUT socket. Select CARRIER FREQ of 100 MHz and tune the spectrum analyser to this signal. Select in turn each of the r.f. levels given in Table 4 below to confirm that the correct logic is being applied and that as each relay functions the nominal value of attenuation is obtained. Confirmation that continuity exists through all the relay contacts both in the energized and de-energized conditions is also obtained.

TABLE 4 ATO ATTENUATOR FUNCTIONAL CHECK

<i>Selected r.f. level</i>	<i>Relay state</i>	<i>Pads in circuit</i>
+7dBm	All relays energized	No pads in circuit
+1dBm	RLE de-energized	No.5 (6dB)
-5dBm	RLC de-energized	No.3 (12dB)
-17dBm	RLF de-energized	No.6 (24dB)
-29dBm	RLD,RLE de-energized	No.4,5 (30dB,6dB)
-59dBm	RLA,RLB,RLE de-energized	No.1,2,5 (30dB,30dB,6dB)

22. The only electrical adjustment provided on AT1 board is a series of flags which are used to adjust the calibration of each pad at 1 GHz. To carry out comprehensive attenuator accuracy checks and re-alignment requires each pad to be separately set up using specialized measuring facilities and it is recommended that this be carried out only by the nearest Marconi Instruments agent or Service Division.

Frequency accuracy

Test equipment : items d, Digital frequency meter  
s, Standard frequency source (1 MHz)

23. (1) Connect the frequency meter to the output of the instrument.
- (2) It is advisable to synchronize the frequency meter with an external standard frequency accuracy 2 parts in  $10^8$  if possible.
- (3) With the 2017 in any mode of operation and the INT/EXT STD switch set to INT STD OUT carry out spot checks throughout the range of the instrument and ensure that frequencies are within the specifications.
- (4) Check that the INT STD OUT socket provides the correct output, a 4 V p-p t.t.l. frequency signal at 1 MHz  $\pm 0.1$  Hz.

Modulation oscillator performance

Test equipment : items d, Digital frequency meter  
g, Distortion factor meter

24. To check the frequency, distortion and output of the modulation oscillator proceed as follows:-

- (1) Connect the counter to the modulation output socket, OUT 600  $\Omega$  (output level is 1 V e.m.f.  $\pm 20\%$  at 600  $\Omega$ ).
- (2) Switch the MODULATION OSCILLATOR in turn to both 400 Hz and 1 kHz fixed frequencies and check that the indicated counter frequency corresponds to the one selected  $\pm 5\%$ .

(3) Disconnect the counter and connect the distortion factor meter to the OUT 600  $\Omega$  socket. Select any audio frequency and check that the measured distortion does not exceed 0.5%.

(4) Switch the distortion factor meter to the Hi Z and check that the output level is 2 V r.m.s.  $\pm 20\%$ .

#### FM deviation

Test equipment : item h, AM/FM modulation meter

25. To check the deviation accuracy proceed as follows:-

(1) Select CARRIER FREQ to any frequency within Ranges 3 to 9 (Ranges 1 and 2 are limited to a maximum of 40 kHz deviation). Set FM DEVIATION to 75 kHz, INT, MODULATION OSCILLATOR to 1 kHz, FM MODULATION ON.

(2) Connect the modulation meter to the RF OUTPUT socket and tune to the carrier frequency. Measure the deviation and check that it is within 4% of the deviation selected +50 Hz.

#### FM tracking

Test equipment : item h, AM/FM modulation meter

26. To check the f.m. tracking proceed as follows:-

(1) Connect the modulation meter to the 2017 RF OUTPUT socket.

(2) Set FM DEVIATION to 160 kHz, INT, MODULATION OSCILLATOR to 1 kHz, FM MODULATION ON.

(3) Select the CARRIER FREQ to various frequencies between 16.1 and 32 MHz and tune the modulation meter to the same. Check that the output deviation remains at 160 kHz  $\pm 4\%$  +50 Hz.

#### AM depth

Test equipment : item h, AM/FM modulation meter

27. To check the a.m. depth proceed as follows:-

(1) Connect the modulation meter to the RF OUTPUT socket.

(2) Select CARRIER FREQ to any frequency up to 400 MHz, AM DEPTH to 80%, INT, MODULATION OSCILLATOR to 1 kHz, AM MODULATION ON.

(3) Tune the modulation meter to the carrier frequency of the 2017. Check the AM depth and ensure the accuracy is better than  $\pm 3\%$  depth up to 80% for carrier frequencies up to 400 MHz.

28. If a modulation meter is not available the a.m. depth can be assessed by using an oscilloscope to measure the peak and trough values of the modulation envelope. The a.m. depth is then determined by

$$\text{AM depth \%} = \frac{V_p - V_t}{V_p + V_t} \times 100$$

Where  $V_p$  and  $V_t$  are the measured peak-to-peak and trough-to-trough amplitudes respectively.




Fig. 8 Modulation depth measurement

External a.m. modulation frequency and level range

Test equipment : items h, AM/FM modulation meter  
i, AF oscillator  
o, AF voltmeter

For Service Manuals Contact  
MAURITRON TECHNICAL SERVICES  
8 Cherry Tree Rd, Chinnor  
Oxon OX9 4QY  
Tel: 01844-351694 Fax: 01844-352554  
Email: enquiries@mauritron.co.uk

29. The modulation depth should remain constant for audio levels of between 0.5 and 1.5 V into 600  $\Omega$ , and frequencies between 20 Hz to 50 kHz. This sensitivity can be checked as follows:-

(1) Connect the test equipment as shown in Fig. 9 below.




Fig. 9 Test gear arrangement for the checking of external modulation sensitivity


- (2) Select CARRIER FREQ 100 MHz, AM DEPTH 80% EXT, LEVELLED, RF LEVEL 0 dBm, tune the modulation meter to the carrier frequency.
- (3) Select 1 kHz on the oscillator unit and adjust the output level for a reading of 1 V on the AF voltmeter. Check that the modulation reading is 80%  $\pm$ 3% and that the 2017 AM DEPTH OFF annunciator is not flashing.
- (4) Ensure that the modulation reading is maintained and that the AM DEPTH OFF annunciator remains unlit between inputs of 0.5 - 1.5 V.
- (5) Further select other audio frequencies on the oscillator unit within the range 20 Hz to 50 kHz maintaining the output level of 1 V and check that the modulation reading is maintained at 80%  $\pm$ 3%.

### AM distortion

Test equipment : items g, Distortion factor meter  
h, AM/FM modulation meter

30. To check the internal a.m. distortion proceed as follows:-

- (1) Connect the test equipment as shown in Fig. 10 below.



*Fig. 10 Test gear arrangement for checking f.m. and a.m. distortion and f.m. on c.w.*

- (2) Select CARRIER FREQ 100 MHz, AM DEPTH 80% INT, MODULATION OSCILLATOR 1 kHz. Tune the modulation meter to the 100 MHz signal, check that the total harmonic distortion is less than 3.5%.
- (3) Select AM DEPTH of 30% and check that the total harmonic distortion is less than 3.0%. Select further carrier frequencies up to 400 MHz and check that the total harmonic distortion figure is not exceeded.



FM distortion

Test equipment : items g, Distortion factor meter  
h, AM/FM modulation meter

31. To check the f.m. distortion proceed as follows:-

(1) Connect the test equipment as shown in Fig. 10. Select CARRIER  
FREQ 20 MHz, MODULATION OSCILLATOR 1 kHz, FM DEVIATION 160 kHz INT,  
RF OUTPUT LEVEL 0 dBm.

(2) Tune the modulation meter to the instrument and check that the  
distortion is not in excess of 2% t.h.d. Repeat the test with lower  
amounts of deviation.

Spurious f.m. on c.w.

Test equipment : items g, Distortion factor meter  
h, AM/FM modulation meter

32. The unwanted spurious f.m. components on this instrument are of a very  
low order, less than 5 Hz. Test equipment necessary to check this is of a  
specialized nature and would not normally be available in general use. Users  
can however determine whether the spurious f.m. is excessive using FM Modu-  
lation Meter TF 2300B and the Distortion Factor Meter TF 2331A.

Spurious a.m. on c.w.

Test equipment : items k, Psophometer  
l, RF detector

33. To check the unwanted a.m. on c.w. output proceed as follows:-

(1) Connect the test equipment as shown below in Fig. 11.




Fig. 11 Test gear arrangement for checking spurious a.m. on c.w.

(2) Select CARRIER FREQ 100 MHz; MODULATION OSCILLATOR 1 kHz,  
AM DEPTH 30% INT, RF LEVEL +12.9 dBm.

(3) The psophometer controls should be set as follows:-

INPUT SELECTOR : THRO  
WEIGHTING : FILTER No. 1  
VOLTAGE/dBm : to suit detector output

(4) Switch the psophometer to INTERNAL SUPPLY. Adjust the VOLTAGE/dBm range switch and CALIBRATION control for a convenient indication on the meter. Note the VOLTAGE/dBm range setting and the meter reading.

(5) Switch AM MODULATION OFF and MODULATION OSCILLATOR OFF. Increase the VOLTAGE/dBm range setting by 54 dB. The meter should indicate a level which is below that noted in step (4).

VSWR (5 MHz to 1 GHz)

Test equipment : items p,q, Oscilloscope with dual trace capability  
u, Sweep oscillator with r.f. plug-in unit  
v, Rho-bridge with standard loads and calibrated mismatch

34. The impedance measurement may be carried out over almost all the frequency range of the instrument. Connect the test equipment as shown in Fig. 12 below.




Fig. 12 Test gear arrangement for checking v.s.w.r.

(1) Set the sweep oscillator to F1-F2 and sweep from 5 MHz to 1 GHz, insert standard 50 Ω loads into the rho-bridge and set datum point near the top of the oscilloscope display. Replace one 50 Ω with a 1.1:1 mismatched load and adjust the d.c. output of the rho-bridge so that the vertical deflection of the oscilloscope occupies 3 or 4 c.m.s. for the mismatch change. Using a chinagraph draw the pattern on the oscilloscope graticule.

(2) Remove the 1.1:1 mismatched load and connect the 1.2:1 load drawing a further pattern on the oscilloscope graticule, repeat the operation with the 1.4:1 load.

(3) Remove the 1.4:1 mismatched load and connect the 2017 to the rho-bridge instead, check that the v.s.w.r. indicated on the oscilloscope does not exceed 1.15:1 up to 256 MHz, 1.25:1 up to 512 MHz and 1.35:1 up to 1 GHz. The RF LEVEL of the 2017 should be set to below 0 dBm.

Carrier harmonics and spurious signals

Test equipment : items m, Spectrum analyser  
n, Probe unit 1 GHz/500  $\Omega$

35. Carrier harmonics. To check the level of harmonics of the carrier frequency in a c.w. output proceed as follows:-

- (1) Connect the spectrum analyser to the RF OUTPUT socket and set the instrument to give a c.w. output at a convenient level below +13 dBm.
- (2) Tune the instrument through its r.f. range and check that harmonics are better than -27 dBc.
- (3) Check that for carrier frequencies above 512 MHz any sub-harmonics generated are better than -70 dBs. Carrier frequencies between 4 - 512 MHz generate no sub-harmonics.

36. Non-harmonic components. Check that for carrier frequencies between 10 kHz - 4 MHz non-harmonic components are better than -50 dBc. None are generated between 4 - 1024 MHz.

Reverse power protection (RPP)

Test equipment : items e, Multimeter  
t, Variable d.c. power supply

37. Set the d.c. power supply to +5 V and apply this to the 2017 RF OUTPUT 50  $\Omega$  socket causing the RPP circuit to trip.

- (1) An indication that the reverse power limit has been exceeded is given by the RF OFF annunciator which will give either a flashing indication, or if the d.c. is still applied, a steady on state (for details see REVERSE POWER PROTECTION Vol. 1, Chap. 3).
- (2) Remove the +5 V source and check that no continuity exists between the 'N' type connector centre pin and earth (taking care not to damage the connector pin).
- (3) Reset the RPP by pressing the RF ON/OFF key and ensure that the RF OFF annunciator turns off. Set the d.c. power supply to -5 V and apply this again to the RF OUTPUT 50  $\Omega$  socket checking that the RPP again trips. Remove the d.c. source and reset the RPP.

## FAULT LOCATION

38. The following section consists of fault finding charts and tests to aid fault diagnosis as follows:-

- (1) Start with the general fault finding chart, Table 5, which will help to localize the area. The table will either indicate the area of the fault or indicate to a further table or relevant paragraph in this chapter.
- (2) To assist fault finding it is advisable to study the appropriate part of the description in Chap. 4. When a fault is localized to a p.c.b. check that the input supply voltages to that board are present. Before carrying out any soldering read the precautions regarding chip components in para. 6 of this chapter.
- (3) Plug and socket pin numbers are, where possible, identified by placing pin number 1 on the p.c.b. legend. Each pin thereafter follows the normal convention for numbering integrated circuits.

### Voltage checks

39. Remove both outer instrument covers.

(1) Locate board AP2 and check that all five l.e.d's connected to the following supplies are lit, +5 V, +12 V, +24 V, -12 V and -5V. To measure these voltages, locate the RF Section 'A' filter box. This is situated on the right-hand side of the instrument. Identify the feed through capacitors shown in Fig. 13 below and connect the d.v.m. between the relevant capacitor and earth. Each supply should be accurate to within 10%.





Fig. 13 Measurement of stabilized voltages AP2



Note...

Instruments with serial numbers prefixed 118201, 118202 and 118205 have circuit breakers CB1 and CB2 fitted instead of fuses FS1 and FS2, information given is identical in both cases.

Go to RF signal leakage para.

Further assistance may be obtained from Marconi Instruments' agents or Service Division, Luton Airport.

TABLE 5 GENERAL FAULT FINDING CHART

(2) Check that the +70 V low noise supply reads +70.5 V  $\pm$ 0.5 V by connecting the d.v.m. negative terminal to the collector outside cannister of TR2 (this can be identified by reference to the component layout of board AP2 Chap. 7, Fig. 5a). The voltage at this point will be 0.5 V higher than the actual reference level but allows the measurement to be taken without raising the logic processor unit or withdrawing AP2 board from the instrument.

(3) To adjust any of the above voltages it is necessary to withdraw AP2 board via the instrument's rear panel. Switch 2017 off, remove the six panhead screws securing the board to the rear panel heat sink and pull out the board. Maintain the electrical connections and take care the board does not short circuit to the chassis. Switch on again and carry out the necessary adjustments.

(4) Check that the nominal +8.5 V supply is present, connecting the d.v.m. between the positive side of capacitor C2 (A0) and earth, see Fig. 6.

#### Master oscillator (AS1)

40. The master oscillator should whenever possible be serviced by the nearest Marconi Instruments service agent or Service Division, especially if an internal fault is suspected. However the following information is provided to assist in some of the rectification and re-alignment that may be attempted if it is not possible to return the instrument for repair. If attempting mechanical adjustments to the motor drive gear box assembly it should be noted that the socket head screws securing each of the two end stop cams are accessible to the user when the instrument has been tuned to the minimum and maximum frequencies on Range 8 (256 and 512 MHz) respectively. This convention should be maintained so that further re-adjustments at a later date may be made with ease.

41. Oscillator does not cover basic range (256-512 MHz, Range 8):- If this is the case carry out the following re-alignment procedure.

(1) Manually tune the oscillator to its lowest point i.e. when end stop restricts further movement. The frequency at this point should be approximately 248 MHz. If not, loosen the two motor gear box clamping screws to free the oscillator's fibre-glass plunger from the gear box assembly, these are shown in Chap. 7, Fig. 23, Item 23.

(2) Adjust the fibre-glass rod until a minimum frequency is noted, then further adjust the rod to note the maximum frequency it is possible to obtain. It should then be possible to fasten the rod plunger back to the gear box assembly so that when tuned to the minimum and maximum positions the frequency overlaps by equal increments of approximately 8 MHz above and below the required limits (256-512 MHz).

Note...

If the above re-alignment is carried out, end stop switches and the steering potentiometer RV1 will also need re-adjustment, this procedure is given in the paragraphs following.

42. End stop switch adjustment:- If the end stops operate at the incorrect frequency i.e. before the oscillator has reached either of its frequency limits 256 MHz or 512 MHz on Range 8, or if the fibre-glass connecting rod has been disconnected from the gear box for any reason it will be necessary to re-adjust the end stop switch operation.

(1) First tune the 2017 to a carrier frequency of  $\approx 251$  MHz on Range 8 manually then switch off the instrument. Connect a multimeter set to the x1 ohms range to Board AS1B pins 1 and 3.

(2) Release the operating cam of micro-switch SBB from the end of the drive shaft taking care not to change the pre-selected frequency, rotate the end stop cam until the micro-switch SBB just operates and the multimeter reading changes from open circuit condition to approximately 100  $\Omega$ .

(3) Resecure the cam to the shaft. Switch the 2017 supply ON and manually tune to a frequency of  $\approx 516$  MHz on Range 8. Then once more switch the 2017 supply OFF. Connect the multimeter to Board AS1B pins 1 and 2.

(4) Release the operating cam of micro-switch SBA and rotate the cam until SBA operates and the multimeter reading changes from open circuit condition to approximately 100  $\Omega$ . Resecure the cam to the shaft.

43. Steering potentiometer RV1 adjustment:- If the VCOs, Range 9 do not change over at the correct frequency (approximately 710 MHz) or if the oscillator's fibre-glass connecting rod has been disturbed, RV1 will require adjustment. Proceed as follows:-

(1) Connect the multimeter positive terminal to the HORIZ OUT front panel socket and select a low d.c. volts range. Select a frequency of 256 MHz and check that a reading of 0.74 V is obtained on the multimeter. If this is not correct, locate the two part flexible coupling on the gear box assembly and the potentiometer RV1 wiper. The flexible coupling is shown in Chap. 7, Fig. 23, Item 8.

(2) Loosen the coupling at the gear box side and adjust the position of RV1 wiper to give the correct voltage, 0.74 V d.c. Re-secure the coupling and check that when the oscillator is driven up to the top of the range and returned to 256 MHz the HORIZ OUT output voltage again returns to 0.74 V d.c.

44. No oscillator output. A number of simple checks can be carried out to determine the serviceability of some of the oscillator components. These are as follows:-

(1) With a multimeter set to the ohms range connect the terminals to C17 and C22 filter output capacitors, these are situated on the top of the oscillator filter box and are connected to brown and yellow wire terminations.

(2) Disconnect SKBM from board AS5 and check that with the multimeter negative terminal connected to C17 and positive to C22 the varactor D1 is forward biased and reads approximately 1.2 k $\Omega$  and reversing the multimeter terminations gives open circuit. Connecting the multimeter between C17 and earth should read open circuit and similarly between C22

and earth. These checks confirm that C9, C10 and all the filter feed through capacitors are not short circuiting to earth.

(3) Transistor TR1 can be checked by removing SKDH on board AS1B and connecting the multimeter set to the ohms range, negative terminal to earth and positive terminal to pin 4 of AS1B. The meter should read approximately 1.5 k $\Omega$ . Transfer the positive terminal to pin 6 of AS1B, the multimeter should now read approximately 2.2 k $\Omega$ , and reversing the multimeter terminations  $\infty$ .

Divider chain (AA11)

45. Initially check that the input signal from the master oscillator is present at the input PLBX, level should be approximately 220 mV, frequencies 256 - 512 MHz. If this is satisfactory check the output at PLBZ for an approximate level of 400 mV on each of the seven relevant ranges listed in Table 6 below.

46. If there is no output on any range check the following:-

(1) Decoder output logic, this is negative true for the selected range, t.t.l. level converted to e.c.l.

(2) Check that the buffer amplifier TR1 to TR3 gives an output level of approximately 300 mV at D2/D3 junction and that this signal is present on the output bus transmission line.

(3) Check the 6 dB power splitter outputs are approximately 110 mV at PLBY if not, suspect TR4/5, and 400 mV at PLBZ, if not suspect TR6-8.

47. If the fault is peculiar to individual ranges or a succession of ranges check that the logic switching operates as shown in Table 6 below. Check using a spectrum analyser for successive frequency dividing and investigate any discrepancies. Also check that the gating diodes pass the signal to the output bus transmission line in a satisfactory manner.

TABLE 6 DIVIDER SWITCHING

Range	Gating diodes	$\div 2$ Dividers	Driver & gates	Frequency
1 & 2	D2/D15/D14	IC3, 7, 9a, 9b, 12a, 12b	IC4/6, 8, 10, 11, 13, 14	4-8MHz
3	D2/D13/D12	IC3, 7, 9a, 9b, 12a	IC4/6, 8, 10, 11, 13	8-16MHz
4	D2/D11/D10	IC3, 7, 9a, 9b	IC4/6, 8, 10, 11	16-32MHz
5	D2/D9/D8	IC3, 7, 9a	IC4/6, 8, 10	32-64MHz
6	D2/D7/D6	IC3, 7	IC4/6, 8	64-128MHz
7	D2/D5	IC3	TR10/12	128-256MHz
8 & 9	D3	-	-	256-512MHz



Low-pass filters (AA31)

48. Confirm initially that the r.f. signal from Amplitude Modulator board AA21 is present at PLCJ, the input to AA31 board. Where an individual filter is suspected use a spectrum analyser to examine the second harmonic content using other serviceable filters for comparison. Ensure that the half-octave filter is selected via its associated 7.5 V Zener diode and that the filter is connected across the input and output bus via its two coupling diodes, for other symptoms see below:-

(1) Upper or lower half-octave fault. When the half-octave filters are inoperative on the upper filter bank only, check that the logic instruction for the upper half at PLCL pin 9 is 'low' and at IC1 pin 20, 'high'. Check that a 'low' output is present on one of IC1 pins 9 and 17. Similarly if the lower filter bank is faulty check that PLCL pin 9 is high and IC1 pin 20 'low', and that a 'low' output is present on one of IC1 pins 1 to 8. If not suspect IC1, TR1 or the VCO changeover line derived from AS1,R1. If the filters have been satisfactorily selected check that the output bus diode (D51 for upper bank or D52 for the lower bank) is serviceable.

(2) If the fault is common to all ranges and all the filters are being selected correctly check that the input stages TR4/TR5 and TR2/TR3 each give a gain of 5 dB and the output stage TR23-TR25 a gain of 10 dB.

Output amplifiers and ALC (AB2)

49. This board's pre-set components and output levels are set up in the initial manufacturing stage isolated from the instrument in a special jig. It is recommended therefore that if realignment is found to be necessary this is carried out by the nearest Marconi Instruments service agent, or the board be replaced by a serviceable item. However some fault finding assistance is given in the following section.

50. Faults most likely to occur are breakdown of chip components and transistors. Check along the signal path to ensure that the levels indicated in Chap. 7, Fig. 2 are correct, investigating any discrepancies. Replacement of faulty components will not necessitate realignment on the board but care should be taken to solder a replacement component into the same position as that vacated by the defective item.

51. The gain of the h.f. amplifier can be altered, should this be necessary via the series resistor R74 and parallel resistors R73 and R75. The board should give a total gain of 14 dB between PLCR and the output SKCY. Component values for R73-R75 enabling the gain to be varied are as follows:-

<u>Stage gain</u>	<u>R74 series resistor</u>	<u>R73/R75 parallel resistors</u>
3 dB	16 $\Omega$	270 $\Omega$
4 dB	22 $\Omega$	220 $\Omega$
5 dB	27 $\Omega$	180 $\Omega$
6 dB	39 $\Omega$	150 $\Omega$

52. The function and setting up procedure for pre-sets and SIC components are given briefly in Table 16, this information and the following tables of d.c. voltages 7 and 8 should enable the fault to be identified. Unless otherwise stated each measurement is taken with reference to chassis.

TABLE 7 AB2 DC VOLTAGES (ALC & HF AMP. SELECTED)

Measurement point	Conditions/remarks	Voltage
TR29e		24V ±0.5V
b		23.6V ±0.5V
c		23.3V ±0.5V
R122/R123		24V ±0.5V
TR31c		0V ±0.2V
TR32c		0V ±0.1V
TR33c		11.9V ±0.2V
TR26c	With R100 set to central pos'n.	20.7V ±0.5V
e		1.35V ±0.1V
b		2.25V ±0.25V
TR23c		9V ±0.5V
e		0.35V ±0.1V
b		1.25 V ±0.25V
TR22c	With R96 set to central pos'n.	8.5V ±0.5V
e		0.65V ±0.1V
b		1.4V ±0.2V
TR18c		7.8V ±0.5V
e		0.8V ±0.1V
b		1.5V ±0.2V
TR15c		6.6V ±0.5V
e		0.95V ±0.1V
b		1.7V ±0.2V
Junct. D27/D2	Carrier on	0.1V ±0.05V
Junct. D27/D2	Carrier off	11.7V ±0.5V
R11/R12		4V ±0.5V
Junct. R16/TR4e		9.5V ±1V
Junct. R17/TR5b		0.6V ±0.1V
"	hf <u>FULL OUTPUT</u> asserted	<0.1V
Junct. R17/R128		10.5V ±1V
"	hf <u>FULL OUTPUT</u> asserted	<0.2V
TP8		3.0V ±0.4V
TP10		11.9V ±0.2V
TP12	With Pulse mode or VOR/ILS selected	3.0V ±0.2V
TP14		23.2V ±0.5V
TP16		-11.9V ±0.2V
TP17		3.0V ±0.2V

TABLE 8 AB2 DC VOLTAGES (LF AMP. SELECTED)

Measurement point	Conditions/remarks	Voltage
C18		24V $\pm$ 0.5V
TP1		11.8V $\pm$ 1V
TP8		2.9V $\pm$ 0.1V
TP17		3.65V $\pm$ 0.3V
R22/R23		15.8V $\pm$ 1V
Junct. TR9/R219 across R30		0.9V $\pm$ 0.1V 0.9V $\pm$ 0.1V
Junct. R122/R123		7.2V $\pm$ 0.5V
TR31c		23.7V $\pm$ 0.5V
TR32e		11.9V $\pm$ 0.2V
TR33e		0V $\pm$ 0.1V
between TP+ +ve and TP2 -ve	after a long settling time	between 40-350mV
IC2 pin 3		0.175V $\pm$ 10mV
IC2 pin 2		0.175V $\pm$ 10mV
Junct. R8/C5		between +0.1V and -3.5V

53. Possible ALC faults on this board can be identified better with the r.f. source removed. This can be conveniently disconnected by detaching PLBZ on board AA11. Tables 7 and 8 indicate voltages present when the r.f. is disconnected.

54. RF output incorrect at all levels.

(1) Check that the ALC instruction at TP15 varies between approximately +1 V and +2 V when the selected r.f. level is changed from +7.1 dBm to +13 dBm by the operation of the r.f. fine level control. If this is incorrect refer to the Fine Attenuator AS2/AS3 fault finding paragraph.

(2) Check that the linear control voltage is between 8.8 V and 9.5 V is present at D10 cathode, if not suspect IC4, IC5a.

(3) Check the h.f. channel amplifier circuit by selecting a carrier frequency greater than 4 MHz. Set the r.f. level within the range +7.1 dBm to +13 dBm and connect a d.v.m. to TP15. Adjust the r.f. level fine control to set an ALC instruction voltage of 2.0 V and maintain the setting for the following checks.

(4) Check that the voltage at TP21 is 0.685 V  $\pm$ 0.01 V and at TP13 it is 1.37 V  $\pm$ 0.2V.

(5) Increase the r.f. level coarse attenuator control by 6 dB and check that the d.v.m. reading at TP13 doubles.

(6) Reduce the r.f. level coarse attenuator to the minimum level being careful not to move the fine level control setting. Check that the voltage at TP13 is now 0.685 V  $\pm$ 0.01V and TP19 is 1.075 V  $\pm$ 0.003V. If any of the above voltages are incorrect suspect IC12 or IC8.

55. RF output incorrect at levels -125 dBm to +13 dBm (Full o/p).

- (1) Check that the full output instruction is present at PLCW pin 3 and at TR49.
- (2) After setting the ALC instruction voltage as described in the previous paragraph check that the voltage at TP21 is  $0.685 \text{ V} \pm 0.01 \text{ V}$  and at TP13 is  $1.37 \text{ V} \pm 0.2 \text{ V}$ . If either of these voltages are incorrect suspect TR49 or IC7b3.

56. RF output incorrect at levels +13 dBm to +19 dBm (Peak o/p).

- (1) Set the ALC instruction voltage as described in para. 55 with the coarse and fine r.f. level controls, then increase the coarse r.f. level control a further 6 dB taking care not to move the fine control setting.
- (2) Check that the peak output instruction is present at PLCW pin 4 and at TR50.
- (3) Check that the voltage at TP21 is  $1.37 \pm 0.2 \text{ V}$  and at TP13 is  $2.75 \text{ V} \pm 0.2 \text{ V}$ . If either voltages are incorrect suspect TR50 or IC7c3.

57. No r.f. output at frequencies 10 kHz - 4 MHz (Range 1).

- (1) Check that the RANGE 1  $\overline{\text{ON}}$  instruction is present at TR30 emitter and that both TR30 and TR31 turn on to complete the +23 V line. Also check that TR29 and TR33 turn off to disable the h.f. amplifier.
- (2) Set the r.f. coarse and fine level controls to give an ALC instruction voltage of 2.0 V at TP15. The voltage at IC2 pin 3 should then be  $0.175 \text{ V} \pm 0.1 \text{ V}$ , similarly the voltage at IC2 pin 2 should be identical.
- (3) Check that a voltage of between +0.1 V and -3 V is present on IC2 pin 6. If any voltages are incorrect suspect IC1, IC2 or TR1a2.
- (4) Check that the r.f. 4 - 8 MHz signal is fed to AB1 via SKCP and that the frequency and r.f. levels through the stages of AB1 back to AB2, PLCX pin 7 are as indicated in Chap. 7, Fig. 2.
- (5) Check the 10 kHz - 4 MHz signal through AB2 low noise amplifier TR2-TR4, check that TR6 gain increases by 6 dB when FULL OUTPUT is called for, and finally check the class A amplifier TR6 to TR12.

58. RF output incorrect on pulse modulation. In this mode of operation an ALC Store Update sequence operates for 30 ms when Pulse mode is initially selected. The sequence is also carried out whenever a significant shift in the generator operating frequency is made. IC3b2 switches from the closed to the open loop condition replacing the Error Drive voltage normally fed via IC6 by a stepped ramp voltage obtained instead from the ALC Store.

59. In the Pulse mode the r.f. level should be accurate to within  $\pm 3 \text{ dB}$ , if this is not so the following checks will assist in the diagnosis of a fault. Each time a check is to be carried out on the ALC Store the 20 ms Update sequence must be operated, this can be achieved by changing the carrier frequency and observing the result on an oscilloscope. Alternatively it is possible to disconnect the ALC Update line by unsoldering one end of inductor L22 or L21 of

ABO filter unit, this is adjacent to AB3 board. Apply +5 V to the free end connected to AB2 ALC Update line, this will give continuous operation of the ALC Store circuit and simplify fault location.

60. To confirm an ALC Store fault, initially connect a d.v.m. to TP8. The voltage here should be similar in both the Normal and Pulse mode operations, if not, use the oscilloscope to carry out the following checks:-

(1) Check that the 15 ms ALC UPDATE instruction is present on PLCW pin 1 when the 2017 carrier frequency is shifted by a significant amount. When this has been confirmed the +5 V supply can be connected to either L22 or L21.

(2) Check that a crude square wave, frequency approximately 60 kHz, is obtained at TP11. If not suspect TR41-TR48.

(3) Check that an upward ramp, amplitude 0 V to +8 V, pulse width between 1.8 and 3 ms is obtained at TP12. Expand the oscilloscope time base to observe the ramp steps. Check that each of the steps occur at similar intervals, if not suspect IC10.

61. After rectification remove the +5 V supply from the ALC Update line if this was connected and reconnect the inductor L22 or L21. Apply a d.c. voltage of +1.5 V to the 2017 PULSE MOD socket, set the r.f. level to 0 dBm and check that in the pulse modulation mode the level is within  $\pm 3$  dB for carrier frequencies in the range 4 MHz to 1024 MHz.

#### Frequency (Unlock/Lock) domain faults

62. Faults in this area may be located by the use of one of the three following tables and the following procedure.

(1) External Counter mode only:- Check that the signal exists at SKAC on unit AL4.

(2) All other modes:- Check that the signal is present at r.f. output socket, if not refer to Tables 9, 10 and 11.

(3) Check that the INT/EXT 1 MHz STD switch is in the INT STD OUT position.

(4) Check all units and p.c.b's have the correct power supplies applied to them.

(5) Check that all relevant p.c.b's have the correct function control data applied (for AL4 and AL5 boards refer to Chap. 4-2, Tables 4 and 5).

(6) Locate the fault condition by reference to the symptoms given in the left-hand column of each table. Check across the page from left to right with reference to the unit identification given at the foot of each table. At each relevant unit or section the level interconnection reference or test points are shown and with it the indicative fault condition.

(7) Faults in the SWEEP mode may normally be traced using the LOCK mode, Table 10. Sweep speed faults should be investigated on Motor Drive circuit.

TABLE 9 UNLOCK MODE FAULT ANALYSIS

FAULT	SYMPTOM	CAUSE	EFFECT	TEST	REPAIR
Freq. display seized	Indicates zero on all ranges	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display indicates -1	Indicates zero on all ranges	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display indicates zero on Ranges 1-6	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display indicates zero on Ranges 7-9	Indicates zero on Ranges 7-9	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display erroneous on all ranges	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display erroneous on Range 1 only	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display erroneous on Ranges 1-6	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display erroneous on Ranges 7-9	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Freq. display erroneous on Range 9 only	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Excessive FM distortion	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E
Random freq. display	Indicates zero on Ranges 1-6	TP1 no w/E	PLX/8 high	TP1 no w/E	TP4 no w/E
		TP2 no w/E	PLX/10 no w/E	TP3 no w/E	TP8 no w/E

UNIT	SECTION	DESCRIPTION	TEST	REPAIR
SECTION	AA11	ODB buffer		
	AA6	Crystal oscillator		
	"	Divider stage		
	"	Standard divider		
	"	Counter timebase		
	"	Phase detector timebase		
	"	Out-of-lock control	TP5 TP19, TP21 no w/E 20,22, w/E error TP6 w/E TP24 level not 10.0V	
	"	Phase detector driver		
	"	Phase detector		
	AL5	Input selector	TP1 w/E error TP4 w/E error at h.f.	TP9 no w/E
	"	Pre-amplifier		
"	Pre-scaler			
"	Selector & counter gate			
"	LSD decade counter			
"	Decade steering			
"	Decade counters			
"	Range 1 subtractor			
"	Multiplexer driver			
"	Multiplexer			
AS5	PM control	TP4 level not 24.0V		
AB1	10KHz-4MHz processor			
AL2	AL3-AL5 interconnection			
"	Address decoder			
"	Data latch & LED drivers			
AL1	LED display			
AA22	RF sub-unit 'A'			



TABLE II EXTERNAL COUNTER MODE FAULT ANALYSIS

FAULT	TP1 no w/f	SKW no w/f	TP2 no w/f	TP1 no w/f	TP2 no w/f	TP3 no w/f	TP4 no w/f	TP5 no w/f	TP6 no w/f	TP7 no w/f	TP8 no w/f	TP9 no w/f	TP10 no w/f	TP11 no w/f	TP12 no w/f	TP13 no w/f	TP14 no w/f	TP15 high	PLH/9 high	PLH/5,6,10 no w/f	PLC/5,6,10 high	PLC/11 high	IC14 o/p's all high
Freq. display seized up				PLH/8,10 no w/f																			
Freq. display indicates -1				PLH/6 high																			PLC/2,3,12, 13, high
Freq. display indicates zero on all ranges				PLX/8 high																			PLC/2,3, 12,13 low
Display indicates zero 10Hz-10MHz range only																							
Display indicates zero 1-100MHz range only																							
Display indicates zero 10-500MHz range only																							
Display indicates zero 10Hz-10MHz & 1-100MHz ranges																							
Display indicates zero 1-100MHz & 10-500MHz ranges																							
Display erroneous on all ranges																							
Display erroneous on 10Hz-10MHz range only																							
Display erroneous on 1-100MHz range only																							
Display erroneous on 10-500MHz range only																							
Display erroneous on 10Hz-10MHz & 1-100MHz ranges																							
Display erroneous on 1-100MHz & 10-500MHz ranges																							
Crystal oscillator																							
Standard divider																							
Counter timebase																							
Input selector																							
Pre-amplifier																							
Schmitt-trigger																							
Pre-scaler																							
Selector & counter gate																							
LSD decade counter																							
Decade steering																							
Decade counters																							
Range 1 subtractor																							
Multiplexer driver																							
Multiplexer																							
AL2 AL3-AL5																							
Interconnection																							
Address decoder																							
Data latch & LED drivers																							
AL1 LED display																							



TABLE 12 AL4 TEST POINTS

<i>Test point ref.</i>	<i>Function</i>	<i>Circuit description</i>	<i>Remarks</i>
TP1	10 MHz	Standard divider	Crystal oscillator output
TP2	1 kHz	Standard divider	Repetitive clock to counter timebase
TP3	Comparator clock	Period comparator	Repetitive clock, range and state dependent period
TP4	Datum pulse	Phase detector timebase	Repetitive clock (100 Hz)
TP5	Bias pulse	Phase detector timebase	Repetitive clock (100 Hz)
TP6	Ramp pulse	Phase detector timebase	Repetitive clock (100 Hz)
TP7	Threshold pulse	Phase detector timebase	Repetitive clock (100 Hz)
TP8	6.25 Hz	Lock indicator control	Intermittent clock, state dependent
TP9	{ + 0.05% - 0.10% } Threshold	Period comparator	Clock, variable pulse-width and period
TP10	±1% threshold	Period comparator	Clock, variable pulse-width and period
TP11	Out of lock	Out-of-lock control	State dependent logic
TP12	Delayed out-of-lock	Out-of-lock control	State dependent logic
TP13	Gate reset <u>enable</u>	Counter timebase	Repetitive clock, range dependent period
TP14	Set pulse, Mode transition	Out-of-lock control	Single shot pulse
TP15	Set pulse, Lock transition	Out-of-lock control	Single shot pulse
TP16	<u>In lock</u>	Out-of-lock control	State dependent logic
TP17	-	-	-
TP18	In lock	Out-of-lock control	State dependent logic
TP19	Ramp sample pulse	Sample and hold driver	Repetitive clock, state dependent period
TP20	Delay pulse	Sample and hold driver	Repetitive clock, state dependent period
TP21	Ramp waveform	Sample and hold circuit	Fixed period, variable waveform
TP22	Transfer pulse	Sample and hold driver	Repetitive clock, state dependent period
TP23	Drive <u>inhibit</u>	Motor drive control	Single shot pulse
TP24	Fine freq. control	Sample and hold circuit	DC level state dependent
TP25 } TP26 }	Out-of-threshold	Threshold detector	State dependent logic
TP27	<u>CW</u> drive	Threshold detector	State dependent logic

TABLE 13 AL5 TEST POINTS

<i>Test point ref.</i>	<i>Logic level</i>	<i>Function</i>	<i>Circuit description</i>	<i>Remarks</i>
TP1	-	Input selector output	Input selector	RF signal, f int. or f ext.
TP2	-	Pre-amplifier input	Pre-amplifier	RF signal, f int. or f ext.
TP3	TTL	Data strobe	÷10/11 Programmer	Clock, variable pulse width and period
TP4	ECL	Pre-amplifier output	Pre-amplifier	Repetitive clock at f int. or f ext.
TP5	ECL	Pre-scaler input	Pre-scaler	Repetitive clock at f int. or f ext.
TP6	TTL	Trigger	Lock transition circuit	Single shot pulse
TP7	TTL	÷10/11 output	÷10/11 Programmer	Repetitive clock, signal dependent pulse width and period
TP8	TTL	First decade output	Counter first decade	Repetitive clock, signal dependent period
TP9	ECL	Pre-scaler output	Pre-scaler	Repetitive clock at f int./4 or f ext./4
TP10	ECL	Schmitt trigger output	Schmitt trigger	Repetitive clock at f ext. ≤10 MHz
TP11	ECL	Selector output	Selector	Repetitive clock, signal dependent period
TP12	ECL	VRD input	÷10/11 Programmer	Repetitive clock, signal dependent period
TP13	ECL	Counter gate output	Counter gate	Clock, signal and state dependent period
TP14	ECL	Counter input	Counter first decade	Clock, signal and state dependent period
TP15	TTL	MUX strobe	Range 1 subtractor	State dependent logic
TP16	ECL	Pre-amplifier output	Pre-amplifier	Repetitive clock at f int. or f ext.
TP17	ECL	Selector input	Selector	Repetitive clock at f int. or f ext.

Note...

Board AL5 has both ECL and TTL logic levels, board AL4 has exclusively TTL. Typical values for both are as follows:-

	<u>TTL</u>	<u>ECL</u>
V high	3.4 V	-0.4 V
V low	0.35 V	-2.1 V

### Coarse attenuator (A10)

63. If a coarse attenuator fault is suspected, first check that the attenuator pads operate in the correct sequence, for details see Coarse attenuator functional check.

- (1) If none of the relays are operating check that the +8.5 V unregulated supply is present.
- (2) If relays are operating check that the pads are in or out of circuit according to the table given on the circuit diagram in Chap. 7. (Pads not in circuit are switched out by completing an earth return via board AS4 energizing the relay.)
- (3) If the incorrect pads are in circuit for any given coarse attenuator setting, check that the logic on board AS4 at the junction of PLBD and R9, R13, R15, R17 is according to that given in Chap. 4-2, Table 1. If the instructions are incorrect suspect a fault on board AS4, or the logic applied to it.

Note...

The v.s.w.r. of the attenuator is optimized using adjustable flags in the attenuator. If an attenuator microswitch or resistor is to be replaced this may affect the flags and so the setting up of the attenuator requires the use of accurate v.s.w.r. and attenuator measuring equipment. In case of difficulty further assistance may be obtained from Marconi Instruments' agents or Service Division.

### Fine attenuator (AS2/AS3)

64. If the fine attenuator operation is suspect proceed as follows:-

- (1) Check the operation of both the manual front panel 6 dB fine control and the keyboard selection. If the fault is common to both modes of operation check the +24 V, +12 V, +5 V and -12 V d.c. supplies to the A-D and D-A converters on board AS3. The board can be placed in a more accessible position by means of an extender lead Code no. 43129-618W and a 14-way extender cable Code no. 43129-591M, part of the Optional accessories maintenance kit.
- (2) Check that the correct logic instructions are present on AS3, PLBB pins J to M and 8 to 11, if this is not correct suspect a fault associated with the Microprocessor board AL3 interconnections.
- (3) If the instructions from AL3 are correct check that the ALC instruction voltage is present at board AB2, PLCW pin 16 and is between +1 V and +2 V. If this is incorrect, check the function of the D-A converter IC9 and IC10.
- (4) If only the manual front panel FINE LEVEL control is suspect check that the A-D reset ramp is present on pin H, and also the function of the A-D converter TR2-TR4 and IC8. Select via the front panel keyboard control a level of 100  $\mu$ V e.m.f. then select ROTARY and check that the FINE LEVEL potentiometer gives a range of between 56 - 144  $\mu$ V e.m.f. If necessary adjust R1 and R2 on AS3 to achieve this, these controls are interactive.

### ALC limits

65. Two l.e.d. displays are situated on board AS4. These indicate when lit that the ALC voltage limits have been exceeded. The ALC voltage for range 1 frequencies is derived on board AB1 and for ranges 2 - 9 on board AB2. The upper limits l.e.d. D2 will light if the voltage is in excess of 6.2 V (when the r.f. output is low) and D1 will light if the voltage falls below 0.6 V (r.f. output is too high). Further assistance on possible ALC faults can be found in the output amplifiers and ALC (AB2) section.

### Microprocessor control circuits (AL3/AS2)

66. The Microprocessor board AL3 is extremely reliable and the possibility of faults developing on the board itself are remote. The most likely cause of breakdowns are open circuit or intermittent connections between the Latches board AS2 and associated filter units. In searching for possible faults a logic probe should be used, set to accept TTL logic levels, 0 V and +2.4 V d.c. to obtain the necessary logic state information. If front panel functions are impaired

- (1) Check each of the keyboards AK1, AK2 and AK3 for the correct operation and relevant interconnections.
- (2) Check the interconnecting plugs and sockets on Latches board AS2 for indications of rapid logic activity, investigate the cause of any shown to be inactive.
- (3) Check address and data lines for open or short circuits.
- (4) Check clock out frequency is 3.072 MHz at AL3 PLH pin 10.

Note...

If plug in type IC's or PROM's are for any reason removed from the board ensure that extreme care is taken to avoid bending the spring tensioned sockets when the replacement of these is attempted.

### Keyboard and display failures

67. Initially establish whether the fault is caused by the microprocessor system, display or keyboard. If a single key or a row or column of keys are inactive it is likely that it is a keyboard fault or a failure on the horizontal or vertical function data lines. If the display does not assume the initial status mode i.e. carrier frequency 400 MHz, no a.m. or f.m. and minimum r.f. level then a microprocessor fault may be suspected. In this event, read the paragraphs on microprocessor control circuits AL3/AS2. If a single seven-segment display has failed or a l.e.d. is not lit, a Display Driver AL2 or Display Unit AL1 fault is likely. Proceed as follows:-

68. Keyboard failure AK1/AK2:- Determine the number of inactive keys and check the following:-

- (1) A 'low' instruction is arriving at both the vertical and horizontal function data lines on AK1, PLAY when a key is pressed. If not suspect open circuit diodes or +5 V supply.

(2) If l.e.d's are not lit check the function data to AK2, PLBK and that the 4-10 line decoder is being forced 'low' on each range selection and that the load resistor and l.e.d. is serviceable.

(3) If vertical and horizontal function data is present on each row and column of AK1, PLAY when the keys are pressed, check the interconnections through to AS2 Latches board, PLAY and check IC1 and IC2 latch outputs on this board.

(4) Finally check that the function data is in turn fed via AS2, PLT to the Microprocessor AL3 through ALO filter unit X2.

69. Display failure AL1/AL2:- Initially substitute a known serviceable item for any individual seven-segment l.e.d. not functioning. If this has not failed the problem is likely to be caused by missing address/data logic from board AL2. If no l.e.d's are functioning, check that the unregulated +8.5 V supply to AL1, SKA, pin A is present, if not check connections to AL2 and AL3.

70. If the fault is restricted to either modulation or r.f. level functions or part of either function check the b.c.d. address to AL2, 1 of 10 decoder IC52, inverters IC37a3, IC51 and the relevant quad latches. Also check that the data from the Microprocessor AL3 is being fed to the addressed quad latch via PLE and to the Display unit AL1 via the decoder/driver, load resistor and PLB.

71. If the fault is restricted to the frequency display or part of it, check the b.c.d. address to AL2, 1 of 10 decoder IC14, inverters IC9, IC20 and the relevant quad latches. Check that the LATCH GATE OPEN instruction is present to IC9/IC20 via PLC pin 11. If not suspect board AL4/AL5 and turn to the paragraphs on Frequency (Unlock/Lock) domain faults. Check that the data from the Microprocessor AL3 is also being fed to the addressed quad latch via PLC and the quad latches. Finally check the decoder/driver, load resistor and the interconnection PLA.

72. Supplementary front panel l.e.d. faults:- Check that the l.e.d. and its supply are correct then check that the serial in data and the clock pulses on pin 1 and pin 8 of each parallel-out-serial-in registers are present. Check that each of these registers are being pulsed in turn by the Microprocessor AL3 (for further details see Chap. 4-2, para. 220) and that the relevant inverters give an output to the l.e.d. via either PLA or PLB.

#### AM faults

73. Assuming that the output frequency is correct and r.f. level accuracy and harmonic distortion is within specification the following checks will assist in diagnosing the fault.

74. Modulation oscillator (AK4):- Check that the internal modulation oscillator operates at all frequencies and at the correct level i.e. approx. 5.5 V p-p from the front panel MOD FREQ OUT (600  $\Omega$ ) socket. Check that the signal is also fed via SAY, SAX, FM INT/EXT, AM INT/EXT switches, through AS2, PLDR pin 2, SKBD pin M to AS4, PLBD pin M.

75. If the oscillator fails to function on any range, check the signal is present at AK4, IC3, pin 2. If not suspect the oscillator IC3 or the buffer IC2. If the output is present but of the incorrect level, suspect photo coupler X1b2, diodes D1-D5 or output amplifier IC4. If only one of the frequency selections is at fault suspect range switch SA or the FREQ CONTROL potentiometer R3. If the remote selection is at fault, suspect IC1, TR1 or TR2.

76. AM control circuit (AS4):- Select AM INT, 99% AM DEPTH, MODULATION OSCILLATOR 1 kHz, AM ON, and check that a 1.5 V p-p 1 kHz sine wave exists at AS4, SKDT. Re-select different values of AM DEPTH, checking that the voltage level is reduced accordingly. If not suspect data from AS2, AL3, at PLBD pins 5-8, F-K, or alternatively the D-A converter IC1, IC2 and output amplifier IC3. Also check that (AM ON) relay RLA functions.

77. Amplitude modulator (AA21):- Check that with AM ON the controlled mod. signal is present at TP7, if not suspect AA22, 500 kHz filter.

#### Pulse modulation faults

78. If it is not possible to obtain pulse modulation at all, the fault is likely to lie within amplifiers AA24 and AA23. Connect an external 1 kHz signal to the PULSE MOD 50  $\Omega$  IN socket with an amplitude greater than 1 V p-p and select PULSE MOD ON. Check with an oscilloscope that these d.c. amplifiers operate by following the signal path through from AA24 tag 2, IC1a3 and tag 6 to AA23 tag 2, TR2, TR3 and tag 3.

79. If the carrier suppression ratio is suspect carry out the following checks:-

(1) Remove box ABO and the external signal previously connected to the PULSE MOD 50  $\Omega$  IN socket, re-attach ABO by means of extension leads and select CARRIER FREQ 80 MHz, RF OUTPUT 19 dBm, PULSE MOD OFF.

(2) Connect a spectrum analyser (20 kHz span) to PLCK output socket of AA31 board.

(3) Note the level, then select PULSE MOD ON and check that the residual signal is now at least 70 dB down on the original level. Repeat this check at a carrier frequency of 512 MHz, here the residual signal should be at least 54 dB down.

(4) Adjustment of the carrier suppression can be carried out by rotating AA21, R121 fully clockwise then with PULSE MOD ON turn R121 counter-clockwise until maximum suppression is obtained for both carrier frequencies. Possible causes of insufficient suppression are (i) connector AA2, PLCB to AA21 SKCB outer braiding broken away (ii) spring loaded clips on AA31 board coupling AA22 board loose, or incorrectly positioned (iii) spring retaining clips on AA21 mixers X1 and X2 not making a good contact.

(5) Pulse modulation off state can also be adjusted by the following method if required:-

Disconnect AA23 tag 3 connection from SKCD and connect instead an ammeter between tag 3 and earth (positive lead to tag 3). Adjust AA23, R3 for a current of 1  $\mu$ A then re-connect tag 3 to SKCD, use low resistance leads to the ammeter.

RF amplifier level control (AA21)

80. It is possible that the r.f. level output from this board could be in error. If this is suspect, remove ABO box and re-attach it to the instrument externally by means of extension leads. Unfasten AA31 board, removing the six panhead screws and five spring contacts (care must be taken to reposition these correctly on re-fitting, for details see RF Section (AA0) access). Leave AA31 board connectors attached so that the board may be lifted when access to AA21 is required. Alternatively remove AA31 and reconnect externally by means of extension leads in the same way as ABO box, then carry out the following checks:-

- (1) Connect an r.f. voltmeter to AA31 output SKCK, select 2017 CARRIER FREQ 50 MHz, RF LEVEL -127 dBm, and check that the level at SKCK is -7 dBm  $\pm$ 3 dB.
- (2) Reselect RF LEVEL to -120 dBm to exert the h.f. FULL OUTPUT instruction which in turn causes RLB to energize and the level at AA31, SKCK to increase by 6 dB  $\pm$ 0.3 dB. If not suspect the h.f. FULL OUTPUT instruction line to AL3, relay RLB, or attenuator R105 - R107. Also check that the d.c. voltage at TP16 is +4.6 V  $\pm$ 0.05 V (set by R62) and that the error drive voltage and current settings at TP21, TP18 and TP19 are correct. Details of these are given in the auto levelling circuit, re-alignment section.
- (3) Re-select RF LEVEL to +19 dBm and check that the level at AA31, SKCK is increased by a further 6 dB from that noted in step (2). If not suspect IC2, TR23 or D8. Also check that the d.c. voltage at TP16 is double that measured in step (2), if not suspect PEAK OUTPUT instruction line from AL3.

TABLE 14 AA21 TEST POINTS

Test point ref.	Description/function	DC voltage w.r.t. chassis
TP1	Range 9 on/off & VCO selector	
TP2	Freq. ranges 1-8	-10V $\pm$ 1V
	Freq. range 9	+11V $\pm$ 0.4V
TP3	Ranges 1-8	From +4.5V l.f. to +14.8V h.f.end
	Range 9	From +2.6V l.f. to +12.8V h.f.end
TP4		+11V $\pm$ 0.05V
TP5		+10.5V $\pm$ 0.05V
TP6	Set Mod. bias current	+4.6V $\pm$ 0.2V
TP7	Controlled mod. signal	0V
TP8		+10.4V $\pm$ 0.05V
TP9		+9V $\pm$ 0.1V
TP10	Error drive voltage (typically +3V)	+1V to +6V
TP11		+9.3V $\pm$ 0.1V
TP12		+9.3V $\pm$ 0.1V
TP13/14	Used in initial manufacturing stage only	
TP15		+24V $\pm$ 1V
TP16	AM (normal output) selected	+4.6V $\pm$ 0.05V
	Pulse mod.	approx. 2mV
TP18	Auto levelling circuit	+12V $\pm$ 0.5V
TP19	Auto levelling circuit	+10.6V $\pm$ 0.3V
TP20		0V to +4V
TP21	For details see Error Drive Settings Table 15	
TP22		+24V $\pm$ 1V

FM control faults (AS5)

81. The f.m. drive system is complicated by control systems for achieving wide and narrow deviation with both coarse and fine adjustments. It is important therefore to establish which part of the f.m. control system is not functioning. The checks given below are therefore devoted to identifying which area is at fault. If it is necessary to carry out re-alignment of this board after repair, turn to the paragraphs relating to FM Pre-distortion alignment (AS5).

- (1) Check the -12 V, +12 V, +24 V and +70 V d.c. supplies.
- (2) Check that each of the f.m. coarse and fine 11-bit binary instructions are present at PLBC when selected on the front panel FM DEVIATION controls. The maximum deviation being dependent on the r.f. range in use (for details see Performance data).
- (3) Check that the fine frequency control voltage (between 0 V and +20 V) is present at SKBN and is summed with the fine tune control voltage at IC8 pin 6.
- (4) Check that the FM ON instruction at PLBC pin B has energized RLA via TR11. If any of the instructions above are absent suspect AS2 or AL3.

82. Wide deviation.

- (1) Check that RLE is de-energized and continuity exists through its contacts.
- (2) Check that RLF is de-energized and the linear network TR23-TR34 is connected via RLFa2 and that 0 V is applied to PLBM pin 7 via RLFb2.

83. Narrow deviation.

- (1) Check that RLE energizes and that the 30 dB attenuator R100-R102 is serviceable when switched in.
- (2) Check that RLF energizes removing the linear network TR23-TR34 via RLFa2, and that RLFb2 operates changing the voltage at PLBM pin 7 from 0 V to a proportion of IC8 pin 6 output.
- (3) Check the fine control D-A converters TR1-TR9, m.s.b's, and IC4-IC6, 8 l.s.b's. The output at IC1 pin 6 should reflect a voltage proportional to the current of the summing bus.

84. Coarse control

- (1) Set the front panel FM DEVIATION controls to give a level '1' instruction to PLBC pin 8, this should cause RLB to energize via TR12 to give 10 dB attenuation at IC7 pin 2. Further check that a level '1' instruction to PLBC pin K gives a further 10 dB attenuation via RLC and finally that a level '1' instruction to PLBC pin 9 gives another 10 dB attenuation via RLD. If not suspect TR12-TR14, relays RLB, RLC or RLD or resistor loads R68, R69, R70.



- (2) Check that IC9 summing amplifier pin 3 has a fixed +6.15 V d.c. applied and pin 2 has a similar voltage.
- (3) Check that a gain of approximately 2.4 is obtained through the class B amplifier TR16 - TR22.

85. Excessive residual f.m. Residual f.m. is usually to be found in one of three areas described as follows:-

- (1) Although the Master oscillator AS1 is a low noise type and spurious f.m. components are normally of a very low order it is possible that the mechanical fit of oscillator components could be such as to cause vibration to set up on the oscillator due to the action of the cooling fan.
- (2) Varactor diode D1 whose sensitivity can be up to 10 MHz/V and the +70 V d.c. supply may also be a cause of trouble. Wherever possible a fault in the master oscillator unit should be rectified by the nearest Marconi Instruments service agent or Service Division.
- (3) There should be few significant mains related spurious signals from AP2. The +70 V supply voltage should be within  $\pm 0.5$  V and all other d.c. supply regulators, within 10% of their nominal value. The level of ripple for all these supplies should be typically 1 - 2 mV. In these areas a fault is most likely to be caused by the breakdown of an isolated component. Each external load can be disconnected if necessary from the regulators via PLAM, PLBJ, PLAH or PLAN as required to eliminate the possibility of a breakdown on the output side.

#### RF signal leakage

86. If the radiated r.f. signal is out of specification identify the general location of source and try to identify, if possible, the unit. Problems can be caused by damaged gaskets, distorted lids, insulated screws, damaged r.f. connectors and damaged coaxial cables.

#### GPIB faults

Test equipment : items x, Bus fault analyser  
y, GPIB lead assy.

87. With 2017 power OFF set all five address switches and the TON switch to '1'. Switch 2017 power ON and check that 1\_\_11111 is displayed in the CARRIER FREQ window. The display will be replaced after several seconds by the local operating mode condition, also check that the front panel ADDRESSED l.e.d. is lit.

88. Switch the power OFF again and set the TON and address switches to '0'. Switch power ON and check that the CARRIER FREQ display now shows 00000 and the ADDRESSED l.e.d. is not on, again this will be replaced after several seconds by the local operating mode condition.

89. The following procedure will assist in diagnosing a fault within the 2017. Disconnect any equipment from the rear panel GPIB socket and connect instead the bus fault analyser by means of a GPIB lead (this can be supplied as an optional accessory Code No. 43129-189U if required). Use of the

analyser is especially helpful in the diagnosis of GPIB faults in that bus commands can be sent to assert IFC, REN, ATN, EOI and SRQ. The talker/listener NRFD, DAV and NDAC handshake procedure can also be satisfactorily checked.

90. To check NRFD and NDAC lines select the 2017 address and TON switches to '0' and set the ICS analyser controls to the following:-

- (1) MEM OFF; LOOP MODE OFF; COMP MODE OFF.
- (2) TALK/LIST/MEM PROG to TALK.
- (3) SINGLE STEP/SLOW/FAST to SINGLE STEP  
REN to '1'  
SRQ to '0'  
EOI to '0'  
ATN to '0'  
DIO to 0010, 0000

(4) Press and release the IFC control.

Note...

Analyser NRFD and NDAC l.e.d's are off, if not trace the above lines from the GPIB rear panel socket on board AG1, SKR pins 7 & 8, IC6a, IC7a, PLDV pins 11 & 12 through ALO high speed filters C1, C7L1/C2, C8,L2 to AL3, PLN pins 7 & 6, IC1 and IC6 talker/listener pins 37 & 38.

91. To check the REN line maintain the 2017 address and TON switch selections and set the ICS analyser controls as follows:-

- (1) ATN to '1'.

Note...

NDAC l.e.d. should be on, NRFD l.e.d. off.

- (2) Press and hold 'STEP' button.

Note...

NRFD and DAV l.e.d's are on, NDAC l.e.d. off.

- (3) Release 'STEP' button.

Note...

NDAC l.e.d. is on, NRFD and DAV l.e.d's off, 2017 ADDR & REM l.e.d's both on. If only REM l.e.d. is on suspect the ADDR l.e.d. or +5 V supply voltage to it. If both REM and ADDR l.e.d's are off this indicates an incorrect DIO pattern. In this event reselect each of the ICS analyser DIO lines to '1' individually and trace from AG1, SKR, IC3, IC4, IC5, PLDV and PLS to ALO filter unit X4 then AL3, PLP, IC5 and IC6 pins 28 to 35. If only ADDR l.e.d. is on then suspect a REN line fault, check from AG1, SKR pin 17, IC2, PLS pin 13 to ALO filter unit X4, C2 then AL3, PLP pin 7, IC4 and IC6 pin 25.

(4) If step (3) was satisfactory set REN to off and check that the 2017 REM l.e.d. is off and ADDR l.e.d. remains on.

92. To check IFC line, maintain the previous 2017 settings.

(1) Press and release the ICS analyser IFC button.

Note...

The 2017 ADDR l.e.d. should then be extinguished. If not suspect the IFC line and check from AG1, SKR, pin 9, IC2, PLS pin 13, to ALO filter unit X4,C3 than AL3, PLP pin 9, IC4 and IC6 pin 24.

93. To check the SRQ line maintain the previous 2017 settings and apply a 5 V d.c. to the RF OUTPUT socket causing the RPP circuit to trip. This action will in turn cause the ICS analyser SRQ l.e.d. to light. If not check the SRQ line from AG1, SKR pin 10, TR3, PLS pin 14, to ALO filter unit X4,C4 then AL3, PLP pin 6, IC4 and IC6 pin 27.

94. If the above tests are carried out and no fault condition is apparent check the T/R1 and T/R2 lines from AL3, IC6 pins 1 and 2, IC2, IC3, PLN pins 5 and 2 to ALO high speed filters C3, L3, C9/C6, L6, C12 then AG1, PLDV pins 13 and 16. Each instruction should then be checked to the drivers and transceivers on board AG1.

## REALIGNMENT

95. This section contains information for the overall realignment of the instrument. Preset components and bay numbers are indicated in Chap. 7 Servicing diagrams.

Note...

Before any adjustments are made all screening covers should, where possible, be firmly fitted.

96. After completing repairs it may be necessary to realign affected circuits. Any adjustments additional to those detailed in this section should be carried out only after consulting Chap. 4-2 and the circuit diagrams in Chap. 7. If the full overall realignment procedure is not required, individual steps may be performed providing they do not interact with other adjustments. It is recommended that the effects of any readjustment are always considered with reference to the circuit diagrams.

97. Test equipment required. Refer to Table 1 for the list of test equipment required.

### Input offset null adjustments (AB2)

98. Should IC8, IC9 or IC12 integrated circuits require replacement it will be necessary to adjust these when fitted to obtain the lowest possible value of input offset voltage. This can be achieved by the following procedure:-

(1) Disconnect the r.f. source from AA11 board PLBZ, and in each case connect a d.v.m. set to the 2 V d.c. range to the test points indicated below.

- (2) IC8: Connect the d.v.m. positive lead to TP18 and the negative to TP17, adjust R151 for a d.v.m. reading of less than 1 mV. Set the ALC instruction voltage at TP15 to 2.0 V by means of the r.f. level coarse and fine controls then check the voltage at IC8 pin 6, note the reading (a). Now check and note the voltage at TP13(b), this should be  $0.685 \text{ V} \pm 0.01 \text{ V}$ . Subtracting (a) from (b) should give a value of  $3 \text{ V} \pm 0.3 \text{ V}$ . This voltage should also be present on TP7 and TP8.
- (3) Connect the d.v.m. positive lead to TP3 and the negative to TP19. Adjust R153 for a reading of less than 3 mV.
- (4) IC9: Connect the d.v.m. positive terminal to D15 cathode and the negative to TP16, adjust R159 for a d.v.m. reading of less than 1 mV.
- (5) IC12: Connect the d.v.m. positive terminal to TP21 and the negative to TP20. Adjust R213 for a reading of 1 mV.

#### FM pre-distortion alignment (AS5)

Test equipment : items  
g, Distortion factor meter  
h, AM/FM modulation meter  
i, AF oscillator  
p, 100 MHz oscilloscope with plug-in capability  
r, Differential amplifier

99. Connect board AS5 to the extender lead Code no. 43129-620S, part of the optional accessories maintenance kit. Set the 2017 CARRIER FREQ to 19 MHz (unlocked), FM DEVIATION of 160 kHz, EXT FM UNLEVELLED, MODULATION OSCILLATOR OFF, FM ON.
100. (1) Disconnect the fine freq sync drive from SKBN and connect a variable d.c. external power supply to SKBN and set this to give +10 V d.c. sync drive.  
  
(2) Connect a low distortion a.f. oscillator to the 2017 600  $\Omega$  IN socket, select a modulation frequency of 70 Hz and an approximate level of 750 mV. Set 2017 FINE TUNE potentiometer to mid-travel.  
  
(3) Insert a differential amplifier into the oscilloscope main frame and connect the remaining test equipment as shown in Fig. 14 below.  
  
(4) Initially switch off the external a.f. source and connect a multi-meter selected to a suitable d.c. volts range across TP2 and TP3. Check that this reads  $0.17 \text{ V} \pm 0.02 \text{ V}$ , if not adjust R1 for this figure.  
  
(5) Connect the multimeter between TP6 and earth and adjust the variable d.c. source to give 0 V.  
  
(6) Connect the multimeter between TP4 and earth, adjust R2 for +24 V  $\pm 0.2 \text{ V}$ , switch external modulation source on and set to a suitable level. Tune the TF 2300B to the carrier frequency and select f.m. deviation. Adjust the oscilloscope controls to observe the diagonal trace this could have a hockey stick effect if alignment is required. Adjust R7 to R11 in ascending order for the best straight line. If necessary increase the a.f. source level to enable more effective adjustment of R10, R11. Next adjust R6 to R2 in descending order for the best straight line presentation.




Fig. 14 Test gear arrangement for f.m. pre-distortion alignment (AS5)

(7) Again switch off the external a.f. source and check that the voltage at TP4 is still within 0.2 V of 24 V, if necessary re-adjust R2 and repeat the above procedure. Switch on the audio source again and increase the amplitude until the straight line trace shows signs of clipping i.e. a short tail on either end of the trace. This should occur at a measured f.m. deviation of about 230 - 240 kHz.

(8) With external modulation off, connect multimeter between TP5 and earth and adjust R13 for the same voltage as that measured at TP4 previously in step (6). Set the 2017 to FM OFF, connect the multimeter between TP4 and earth and adjust R12 for the identical value measured previously in step (6).

(9) Re-adjust the external d.c. source to +10 V if necessary and remove the external a.f. source. Set the 2017 to FM INT, 160 kHz DEVIATION, MODULATION OSCILLATOR to 1 kHz, FM ON. Check the modulation meter deviation and adjust R16 to give an average deviation reading of 160 kHz.

101. Select 2017 CARRIER FREQ to 256.1 MHz (unlock), FM DEVIATION of 2.5 MHz, FM INT, FM ON, check that the 2017 displays the correct carrier frequency.

(1) Reduce the variable d.c. external power set previously at +10 V to -1 V and adjust R15 for a change in the displayed carrier frequency of -500 kHz  $\pm$ 50 kHz.

(2) Increase the external d.c. to +21 V and check that the displayed carrier frequency is now +500 kHz  $\pm$ 50 kHz.

(3) Reset the FM DEVIATION to 160 kHz and check that the top head distortion is within specification at carrier frequencies of 16.1 MHz, 22 MHz and 32 MHz with sync volts at -1 V, +10 V and +21 V in each case. Also check that the f.m. deviation remains at 160 kHz  $\pm$ 4.25 kHz.

102. Select 2017 CARRIER FREQ to 256.1 MHz (unlock) INT FM OFF. Adjust the FINE TUNE control to give 0 V at TP6.

- (1) Set external d.c. source to +10 V and note the 2017 displayed carrier frequency.
- (2) Re-adjust the external d.c. source to +21 V and set R14 to give a 500 kHz increase in the carrier frequency.
- (3) Re-adjust the external d.c. source to -1 V and set R20 to give a 500 kHz decrease in the carrier frequency.
- (4) Reset 2017 CARRIER FREQ to 22 MHz (unlock) INT FM ON, MODULATION OSCILLATOR 1 kHz, FM DEVIATION 5 kHz. Carry out the following adjustments with external source volts at -1 V, +10 V and +21 V as shown below to obtain 5 kHz deviation in each case.

<i>External d.c. source</i>	<i>Adjust</i>	<i>Deviation</i>
+10 V	R18	} 5 kHz
+21 V	R19	
-1 V	R17	

Reset 2017 CARRIER FREQ first to 32 MHz (unlock) and then to 16.1 MHz (unlock) with an external d.c. source of +10 V. Re-adjust R18 for equal error about 5 kHz.

103. Remove the external d.c. source from SKBN and reconnect the 2017 fine freq. sync drive connection previously disconnected in para. 100. Set TP6 to 0 V by adjusting R13 on board AL4. Reset 2017 CARRIER FREQ to 256.1 MHz (unlock) FM DEVIATION to 2.5 MHz MODULATOR OSCILLATOR OFF. Switch FM ON and OFF noting any change in the carrier frequency, this should be less than 200 kHz.

#### Auto levelling circuit alignment (AA21)

104. The Amplitude Modulator board AA21 is supplied with an auto levelling error drive kit comprising D11/D13/R119. Each kit has a group number reference which is indicated on an adhesive label within the package. This label should be fixed on the board alongside the components if replacement is necessary. R86 is then adjusted according to Table 15 below to achieve the correct error drive.

TABLE 15 ERROR DRIVE SETTINGS

Diode group	R119 value	Set current TP18/TP19 mA	Voltage mV TP21/earth
13	27 kΩ	2.6	43
14	27 kΩ	2.4	39
15	27 kΩ	2.2	35
16	30 kΩ	2.1	34
17	33 kΩ	1.9	31
18	39 kΩ	1.7	28
19	47 kΩ	1.5	25
20	68 kΩ	1.2	20
21	82 kΩ	1.1	19
22	100 kΩ	1.0	18
23	110 kΩ	0.9	16
24	120 kΩ	0.7	12
25	130 kΩ	0.5	8

Pre-set and SIC components

105. The following table supplies details of the pre-set components and their function where possible; also included are the SIC components which normally do not require re-selection except in the event of repair or re-calibration. This should, whenever possible, be carried out by the Marconi Instruments' agent or Service Division. Each component location is identified where possible in Chap. 7 Component layout diagrams.

TABLE 16 PRE-SET & SIC COMPONENTS

Unit	Circuit ref.	Location Chap.7, Fig.	Purpose	ADJ/SIC
AP1	R15	5a	Voltage r.f. sensor (adj. for 2.35 V d.c. at IC3 pin 10).	ADJ
	R51	5a	Sense voltage (monitor across C2, adj. for last trace to come on with a voltage input of 197 V).	ADJ
AP2	R1	5a	} see para. 39 for details.	ADJ
	R5	5a		
	R12	5a		
	R15	5a	Ripple null.	ADJ
	TR3/R22/R23	5a	3 part kit, supplied to give standardized low noise ref.	SIC
	R29/R30	5a	+70 V - see para. 39 for details.	SIC
AL4	R13	11a	Pre-distortion - see para.103 for details.	ADJ
	R19	11a	Sample & hold cct. short TP21 to earth and select R19 to give 2 mA current.	SIC
	R12	11a	First check R19 selection is correct then select UNLOCK mode of operation, adj. R13 and, if necessary select R12 for 10.0V ±0.1V at TP24.	ADJ/SIC
	R13			

TABLE 16 PRE-SET & SIC COMPONENTS (continued)

Unit	Circuit ref.	Location Chap. 7, Fig.	Purpose	ADJ/SIC
AL5	R19	12a	Apply i/p of 1MHz at SKAC, level 60mV and check for stable o/p at TP10.	SIC
AA21	R62	16a	Adj. for 4.6V $\pm$ 0.05V at TP16 (set mod bias current).	ADJ
	R86	16a	Milliammeter across TP18/TP19 set to value shown in table.	ADJ
	R93	16a	Adj. for 6.7V $\pm$ 0.5V (set flatness).	ADJ
	R121	16a	Set carrier freq. 75MHz Range 6, Mod on, full o/p, set R121 fully clockwise. Tune spectrum analyser to o/p signal (20kHz span). Set pulse mod off and rotate R121 until residual signal no longer decreases.	ADJ
	D11/D13/R119	16a	Auto levelling error drive, matched set (see para. 104 & Table 15).	SIC
	C43 C51 C52 C53	16a	Selected for best freq. response flat to within 4dB over the range 3.8MHz-1050MHz.	SIC
	R11	16a	Disconnect AA25 tag 6, select Range 9, remove mini-jump TP13/TP14. Connect d.v.m. between TP13 & earth, select R11 for +6V $\pm$ 1V.	SIC
	R37	16a	Search osc. high VCO line.	SIC
AA23	R3	17a	Disconnect tag 3 external connection, connect 50 $\mu$ A meter between tag 3 and earth. Adj. R3 for 1 $\mu$ A.	ADJ
AA31	R97	18a	+10dB output stage, set level.	SIC
	R98/L42	18a	+10dB output stage, set level.	SIC
AB1	R3	20a	4-8MHz signal level.	ADJ
AB2	R56/R137	21a	Linear level controller.	ADJ
	R96	21a	+5dB gain, set for least carrier distortion.	ADJ
	R100	21a	TR26 constant current source, adj. for 200mA d.c.	ADJ
	R151	21a	ALC IC8 off-set null <1m, d.v.m. connections +ve to TP18, -ve to TP17.	ADJ
	R153	21a	ALC off-set balance control <3mV, d.v.m. connections +ve to TP3, -ve to TP19.	ADJ
	R159	21a	ALC IC9 off-set null <1mV, d.v.m. connections +ve to D15 cathode, -ve to TP16.	ADJ
	R213	21a	ALC IC12 off-set null <1mV, d.v.m. connections +ve to TP21, -ve to TP20.	ADJ



TABLE 16 PRE-SET & SIC COMPONENTS (continued)

Unit	Circuit ref.	Location Chap.7, Fig.	Purpose	ADJ/ SIC
AB2	C24			
	C31			
	C36	21a	HF response above 500MHz.	
	C45			
	C49			
AS2	R31	21a	Connect d.v.m. 24V d.c. range between TP1 (+ve) and TP2 (-ve). Select carrier freq. in Range 1 band and select R32 for a reading of between 40-350mV. Select R31, if necessary, to ensure R32 remains within the values 1k $\Omega$ -10k $\Omega$ .	SIC
	R32			
	R44	21a	Set for least carrier distortion.	SIC
	R73/R74/R75	21a	Level adj.	SIC
AS3	R24	33a	Master osc. current source, set for 10mA.	ADJ
	R9	33a	Low/High VCO geometric mean changeover. Increase Range 9 freq. manually until VCO changeover takes place, instruction can be monitored at AA21 pin 13. Adj. R9 so that the centre of the hysteresis occurs at 710 MHz.	ADJ
	R16 to R19	33a	Selected in initial manufacture only.	SIC
	R40	33a	Select motor drive and restrict movement from gear box assy., adjust R40 to give 570mV at TP1.	ADJ
	R1	26a	Fine level c.w. end see para. 64	ADJ
R2	Fine level c.c.w. end for details			
AS4	R3	26a	Connect probe tip to TP2 and probe earth to TP1. Select Ext mod, no signal input, adj. of 0V.	ADJ
	R4	26a	IC7 input off-set (unlevelled mode).	ADJ
	R5	26a	Adj. gain for 2V r.m.s. o/p with 1V r.m.s. i/p	ADJ
	R6	26a	Input off-set voltage (levelled mode).	ADJ
	R7	26a	Mod level.	ADJ
	R8	26a	Output level calibration Ranges 2-9.	ADJ
	R9	26a	Range 1 level ref. (+126dB $\mu$ V).	ADJ
	R10	26a	Range 1 +6dB level reference (+132dB $\mu$ V).	ADJ
	R25	27a	Audio gain.	ADJ

TABLE 16 PRE-SET & SIC COMPONENTS (continued)

Unit	Circuit ref.	Location Chap. 7, Fig.	Purpose	ADJ/ SIC
AS5	R1 to R20	28a	Adjustments should be carried out as described in the FM pre-distortion alignment procedure.	ADJ
	R128 R135			Mimic detector compensation.
AK4B	R18	29a	Output level.	ADJ
AR1B	R9	31a	Set threshold level at TP1 for 0.8V.	ADJ

Chapter 5, Annex A

MEASUREMENT OF PHASE NOISE IN SIGNAL GENERATORS

CONTENTS

Page

- 1 Side band noise  
Reprint of article : 'Measurement of phase noise in signal generators'

Fig.

- 1 A typical phase noise plot for the TF 2020
- 2 Basic quadrature technique
- 3 Quadrature technique incorporating a p.l.l. to obtain phase quadrature at the mixer
- 4 Quadrature technique with a low noise pre-amplifier
- 5 FM discriminator method
- 6 An amplifier configuration
- 7 Residual phase noise characteristics

Side band noise

1. Side band noise measurements require the use of specialized equipment which is not always available to the user. Some methods of measuring side band noise are contained in this annex.

Chapter 6

REPLACEABLE PARTS

CONTENTS

Para.

- 1 Introduction
- 3 Abbreviations
- 4 Component values
- 6 Ordering
- 7 Electrical components
  - 7 Unit A0 - Chassis
  - 8 Unit AK1 - Main keyboard
  - 9 Unit AK2 - Keyboard 1 and indicators
  - 10 Unit AK3 - Keyboard 2
  - 11 Unit AP1 - AC pre-regulator and mains selector
  - 12 Unit AP2 - Voltage stabilizers
  - 13 Unit AL0 - Logic processor
  - 14 Unit AL1 - Display
  - 15 Unit AL2 - Display drive
  - 16 Unit AL3 - Microprocessor system
  - 17 Unit AL4 - Synchronizer/Counter 'B'
  - 18 Unit AL5 - Synchronizer/Counter 'A'
  - 19 Unit AG1 - GPIB Drive
  - 20 Unit AA0 - RF Section 'A'
  - 21 Unit AA11 - Divider chain
  - 22 Unit AA21 - Amplitude modulator
  - 23 Unit AA22 - RF sub-unit 'A'
  - 24 Unit AA23 - Pulse amplifier
  - 25 Unit AA24 - Pulse amplifier
  - 26 Unit AA25 - Phase detector
  - 27 Unit AA26 - VCO's
  - 28 Unit AA31 - LP filters
  - 29 Unit AB0 - RF Section 'B'
  - 30 Unit AB1 - Range 1 frequency converter
  - 31 Unit AB2 - Output amplifiers and ALC
  - 32 Unit AB3 - Connector board
  - 33 Unit AS1 - Master oscillator
  - 34 Unit AS1B - Connector board
  - 35 Unit AS2 - Latches
  - 36 Unit AS3 - Modulation leveller
  - 37 Unit AS4 - AM and attenuation control
  - 38 Unit AS5 - FM control
  - 39 Unit AK4 - Modulation oscillator
  - 40 Unit AK4A - Modulation oscillator switch board
  - 41 Unit AK4B - Modulation oscillator rear board
  - 42 Unit AT0 - Attenuator assembly
  - 43 Unit AT1 - Attenuator board
  - 44 Unit AR0 - Reverse power protection
  - 45 Unit AR1A - RPP detector
  - 46 Unit AR1B - RPP control

47 Mechanical components

Fig.

1	Miscellaneous mechanical parts	...	...	...	...	...	...	...	...	...	Page
											73/74

INTRODUCTION

- Each sub-assembly or printed circuit board in this instrument has been allocated a unit identification, e.g. A0, AA11, AB2 etc.
- The complete component reference carries its unit number as a prefix, e.g. AB2C3 (capacitor C3 on board AB2) but for convenience in the text and on circuit diagrams the prefix is not used. However, when ordering replacements or in correspondence the complete component reference must be quoted.

ABBREVIATIONS

3. The components are listed in alphanumerical order of the complete circuit reference and the following abbreviations are used :

C	: capacitor	R	: resistor
Carb	: carbon	S	: switch
Cer	: ceramic	SK	: socket
Con assy	: connector assembly	T	: transformer
CSR	: controlled silicon rectifier	Tant	: tantalum
D	: semiconductor diode	TP	: terminal
Elec	: electrolytic	TR	: transistor
FS	: fuse	Var	: variable
IC	: integrated circuit (package)	W	: watts at 70°C
L	: inductor	WW	: wirewound
LP	: lamp	X	: miscellaneous item
Max	: maximum	+	: value selected during test; nominal value listed
ME	: meter	∅	: feedthrough component
Met	: metal	⚠	: static sensitive device
Mic	: mica	⚠	: Beryllia, health hazard
Min	: minimum		} See Notes & Cautions
Ox	: oxide		
Pl	: plug		
Plas	: plastic		

## COMPONENT VALUES

4. One or more of the components fitted in this instrument may differ from those listed in this chapter for any of the following reasons :

- (a) Components indicated by a † have their values selected during test to achieve particular performance limits.
- (b) Owing to supply difficulties, components of different value or type may be substituted provided the overall performance of the instrument is maintained.
- (c) Numerous capacitor and inductor circuit references not included in this chapter are made up of stray capacitance or inductance inherent in a circuit. Where feasible a theoretical value has been calculated and the component shown with a circuit reference on the Servicing Diagrams, Chap. 7. Additionally, other capacitors and inductors are manufactured as part of the printed circuit board legend and therefore not included as replaceable parts.
- (d) As part of a policy of continuous development, components may be changed in value or type to obtain detail improvements in performance.

5. When there is a difference between the component fitted and the one listed, always use as a replacement the same type and value as found in the instrument.

## ORDERING

6. When ordering replacements, address the order to our Service Division (address on rear cover) or nearest agent and specify the following for each component required :

- (1) Type\* and serial number of instrument
- (2) Complete circuit reference
- (3) Description
- (4) Marconi Instruments code no.

\*As given on the serial number label at the rear of the instrument; if this is superseded by a model number label, quote the model number instead of the type number.

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<b>ELECTRICAL COMPONENTS</b>					
<b>7. Unit A0 - Chassis</b>					
C1	Elec 15 000 $\mu$ F -10+50% 16V	26426-097K	PLAP	Connector/mains filter	23423-154V
C2	Elec 15 000 $\mu$ F -10+50% 16V	26426-097K	PLAU	Con. assy. (PLAU-SKDP)	43129-496H
C6	Elec 100 $\mu$ F -20+50% 100V	26415-816L	PLAV	Con. assy. (PLAV-PLCZ)	43129-497E
C7	Elec 220 $\mu$ F -20+100% 100V	26415-841A	PLAW	Con. assy. (PLAW-SKDK)	43129-495Z
C8	Elec 4700 $\mu$ F -10+50% 16V	26426-091P	PLBN	Con. assy. (Fine freq. control)	43129-499Y
C9	Elec 4700 $\mu$ F -10+50% 25V	26426-092X	PLCF	Con. assy. (PLCF-SKDA)	43129-500A
C10	Elec 2200 $\mu$ F -10+50% 40V	26426-086D	PLCH	Con. assy. (PLCH-PLDT)	43129-503E
C11	Elec 4700 $\mu$ F -10+50% 25V	26426-092X	PLCM	Con. assy. (PLCM-PLCN)	43129-501Z
C12	Elec 22 $\mu$ F 20% 25V	26415-805K	PLCN		
C13	Elec 47 $\mu$ F 20% 10V	26415-809E	PLCR	Con. assy. (PLCR-PLCT)	43129-502H
			PLCT		
C14	Elec 4.7 $\mu$ F -20+100V 63V	26415-801M			
C15	Elec 22 $\mu$ F 20% 25V	26415-805K	PLCZ	Con. assy. (PLCZ-PLAV)	43129-497E
<b>Con/Assy For details see PL &amp; SK connector assemblies</b>					
D1	BY261-200 Rectifier bridge	28359-191W	PLDD	Con. assy. (PLDD-PLDE)	43129-498U
D2	BY261-200 Rectifier bridge	28359-191W	PLDE		
FS1	2.5 A-T	23411-061C	PLDT	Con. assy. (PLDT-PLCH)	43129-503E
FS2	2.5 A-T	23411-061C			
	Fuse holders	23416-192R			
LP1	12 V 0.1A	23735-461Y	R1	Var cermet multiterm 1k $\Omega$ 1W	25748-499T
			R2	Var cermet log 1k $\Omega$ 10% 2W	25737-001G
			R3	Var cermet 10k $\Omega$ 10% 2W	25725-404L
			R4	Met film 470 $\Omega$ 2% $\frac{1}{4}$ W	24773-265M
			R5	Var cermet 1k $\Omega$ 10% 2W	25725-460K
M1	Fan RL9-18/00	23535-106N			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
7. <u>Unit A0 - Chassis</u> (continued)					
SAX	3 PDT (FM-INT-EXT)	23462-263F	SKAX	Con. assy. (SKAX-SKBL)	43129-673U
SAY	3 PDT (AM-INT-EXT)	23462-263F	SKAY	Con. assy.	43129-510L
SBC	SPDT (STD-INT-EXT)	23462-252Z	SKAZ	Con. assy.	43129-674Y
SBD	(COARSE LEVEL)	44340-143F	SKBA	Con. assy.	43129-512F
SBE	(FREQ. RANGE)	44340-144G	SKBE	Con. assy. (SKBE-SKDY)	43129-871B
SBF	SPDT (COUNTER RES.)	23462-254E	SKBF	Con. assy. (SKBF-SKBW)	43129-533Z
SBH	(RF LEVEL UNITS)	44340-145V	SKBH	Con. assy. (SKBH-SKDZ)	43129-916Y
SBJ	DPDT (LEVELLED-UNLEVELLED)	23462-258L	SKBJ	Con. assy.	43129-583W
SE	DPST (SUPPLY-ON)	23465-410R	SKBK	14-way	23435-142A
SKS	Con. assy.	43129-516W	SKBL	Con. assy. (SKBL-SKAX)	43129-673U
SKT	Con. assy.	43129-515S	SKBM	Con. assy. (SKBM-SKAN)	43129-514V
SKU	Con. assy. (SKU-SKDR)	43129-511J	SKBP	Con. assy.	43129-675N
SKAD	Con. assy.	43129-585T	SKBU	Con. assy. (SKBU-SKDH)	43129-513G
SKAE	Con. assy.	43129-581V	SKBV	Con. assy.	43129-677J
SKAF	Housing	23435-167C	SKCV	10-way	23435-044U
SKAH	Con. assy.	43129-534H	SKDA	Con. assy. (SKDA-PLCF)	43129-500A
SKAJ	Housing	23435-993R	SKDH	Con. assy. (SKDH-SKBU)	43129-513G
SKAK	Mains selector 115V	43169-024F	SKDK	Con. assy. (SKDK-PLAW)	43129-495Z
SKAK	Mains selector 230V	43169-025G	SKDL	BNC 50Ω Bulkhead type	23443-446H
SKAL	Con. assy.	43129-584D	SKDM	BNC 50Ω Bulkhead type	23443-446H
SKAM	Con. assy.	43129-582S	SKDN	BNC 50Ω Bulkhead type	23443-446H
SKAN	Con. assy. (SKAN-SKBM)	43129-514V	SKDP	Con. assy. (SKDP-PLAU)	43129-496H
SKAR	Housing	23435-988M	SKDR	Con. assy. (SKDR-SKU)	43129-511J
SKAT	Con. assy.	43129-605E	SKDU	16-way	23435-143Z
			SKDV	Con. assy.	43129-538N
			SKDW	BNC 50Ω Bulkhead type	23443-446H



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
7. <u>Unit A0 - Chassis (continued)</u>					
SKDX	BNC 50Ω Bulkhead type	23443-446H	D1	LED (Red LLL7)	28624-105D
SKDY	Con. assy. (SKDY-SKBE)	43129-871B	to D11		
SKDZ	Con. assy. (SKDE-SKBH)	43129-916Y	IC1	7442	28465-003D
T1	Torroidal	43490-071B	R1	Met film 240Ω 2% ¼W	24773-258D
T2	Mains	43490-072K	to R9		
			R10		
8. <u>Unit AK1 - Main keyboard</u>					
Complete board					
D1	Diode 1N4148	28336-676J	SAP	Switch Digitast type SREU ITT	23465-411B
to D72			SAR	Switch Digitast type SREU ITT	23465-411B
R1	Met film 10kΩ 2% ¼W	24773-297M	TR1	BC239C	28452-771P
to R12			10. <u>Unit AK3 - Keyboard 2</u>		
SH	Switch Digitast type SREU ITT	23465-411B	Complete board		
to SAN			SAS } SAT } SAU } SAV } SAW }		
9. <u>Unit AK2 - Keyboard 1 and indicators</u>					
Complete board					
C1	Cer 0.01μF -20+80% 100V	26383-055L	C1	Complete board	44828-351J
				Cer 0.001μF 10% 63V	26383-585M
11. <u>Unit AP1 - AC pre-regulator and mains selector</u>					

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
11. Unit AP1 - AC pre-regulator and mains selector (continued)					
C2	Elec 4.7 $\mu$ F 20% 35V	26421-108A	D2	1N5401	28355-723N
C3	Elec 1000 $\mu$ F -20+100% 16V	26415-825W	D3 to D7	1N4004	28357-028K
C4	Elec 4.7 $\mu$ F 20% 35V	26421-108A	D8	Z5B 7.5	28371-603H
C5	Elec 4.7 $\mu$ F 20% 35V	26421-108A	IC1	$\mu$ A7805	28461-707G
C6	Elec 220 $\mu$ F -20+100% 10V	26415-817J	IC2	ZN404	28461-922T
C7	Cer 0.1 $\mu$ F -20+80% 30V	26388-031S	IC3	67788 Gould Advance	28469-406E
C8	Cer 0.1 $\mu$ F -20+80% 30V	26388-031S	IC4	ULN2001N	28461-921D
C9	Tant 10 $\mu$ F 20% 35V	26486-225C	IC5	ULN2001N	28461-921D
C10	Tant 15 $\mu$ F 20% 15V	26486-227B	L1	Choke 1mH	44290-850R
C11 to C20	Cer 0.047 $\mu$ F 10% 50V	26343-560M	R1	Met film 330 $\Omega$ 2% $\frac{1}{4}$ W	24773-261D
C21 to C30	Plas 0.01 $\mu$ F 20% 630V	26531-113G	R2	Met film 6.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-293D
C31	Cer 100pF 2% 63V	26343-477V	R3	Met film 330 $\Omega$ 2% $\frac{1}{4}$ W	24773-261D
C32	Plas 0.1 $\mu$ F 10% 100V	26582-211B	R4	Met film 6.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-293D
C33	Cer 0.047 $\mu$ F 10% 50V	26343-560M	R5	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-249J
C34	Tant 10 $\mu$ F 20% 35V	26486-225C	R6	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
C35	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	R7	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
C36	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	R8	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
C37	Cer 0.0022 $\mu$ F 10% 63V	26388-587R	R9	Met film 180k $\Omega$ 2% $\frac{1}{4}$ W	24773-327W
C38	Cer 22pF 5% 63V	26343-469N	R10	Met film 33k $\Omega$ 2% $\frac{1}{4}$ W	24773-309Z
CSR1 to CSR10	Triac TAG 425-800	28385-720N	R11	Met film 33k $\Omega$ 2% $\frac{1}{4}$ W	24773-309Z
D1	1N5401	28355-723N	R12	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L
			R13	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L
			R14	Met film 120 $\Omega$ 2% $\frac{1}{4}$ W	24773-251L
			R15	Var cermet 100 $\Omega$ 10% $\frac{1}{2}$ W	25711-635L

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<u>11. Unit AP1 - AC pre-regulator and mains selector (continued)</u>					
R16	Met film 390Ω 2% ¼W	24773-263P	C1	Complete board	44828-342H
R17	Met film 39kΩ 2% ¼W	24773-311A	C2	Elec 4.7μF 5% 63V	26415-801M
R18	Met film 330kΩ 2% ¼W	24773-333P	to		
R19	Met film 10kΩ 2% ¼W	24773-297M	C6	Elec 4.7μF 20% 35V	26421-108A
R20	Met film 10kΩ 2% ¼W	24773-297M	C7	Cer 47pF 5% 63V	26343-473L
R21			C8	Elec 4.7μF 20% 35V	26421-108A
to			C9	Elec 10μF -20%+50% 100V	26415-803R
R30	Met film 33Ω 2% ¼W	24773-037S	C10	Elec 10μF -20+50% 100V	26415-803R
R31			C11	Tant 10μF 20% 35V	26486-225C
to			C12	Elec 4.7μF 20% 35V	26421-108A
R40	Met film 120Ω 2% ¼W	24773-251L	C13	Elec 4.7μF 20% 35V	26421-108A
R41			C14	Elec 4.7μF 20% 35V	26421-108A
to					
R50	Carb 1kΩ 10% ½W	24343-991W	D1		
R51			to	1N5401	28355-723N
R52	Var cermet 20kΩ 10% ½W	25711-642V	D4		
R53	Met ox varistor	25685-502H	D5		
SK	Met film 47kΩ 2% ¼W	24773-313H	to	1N4004	28357-028K
SK	DIL 16-way	28488-041E	D21		
	DIL 28-way	28488-045L			
TR1	BCY71	28435-235L	D22	LED (Red CQY87N)	28624-121Z
TR2	BCY71	28435-235L	D23	1N4004	28357-028K
TR3	BC239C	28452-771P	D24	1N4004	28357-028K
TR4	BC239C	28452-771P	D25	LED (Red CQY87N)	28624-121Z
			D26	1N825	28371-494Z

12. Unit AP2 - Voltage stabilizers

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
12. <u>Unit AP2 - Voltage stabilizers (continued)</u>					
D27	1N4004	28357-028K	R9	Met film 3k $\Omega$ 2% $\frac{1}{4}$ W	24773-284J
D28	LED (Red CQY87N)	28624-121Z	R10	Met film 1.5k $\Omega$ 2% $\frac{1}{4}$ W	24773-277U
D29	1N4004	28357-028K	R11	Met film 300 $\Omega$ 2% $\frac{1}{4}$ W	24773-260W
D30	LED (Red CQY87N)	28624-121Z	R12	Var cermet 50 $\Omega$ 10% $\frac{1}{2}$ W	25711-634N
D31	1N4004	28357-028K	R13	Met film 510 $\Omega$ 2% $\frac{1}{4}$ W	24773-266C
D32	LED (Red CQY87N)	28624-121Z	R14	Met film 18k $\Omega$ 2% $\frac{1}{4}$ W	24773-303M
D33	Z5B20	28372-786A	R15	Var cermet 1k $\Omega$ 10% $\frac{1}{2}$ W	25711-638G
D34	Z5B20	28372-786A	R16	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
D35	Z5B20	28372-786A	R17	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y
IC1	$\mu$ A7824	28461-710G	R18	Met film 220 $\Omega$ 2% $\frac{1}{4}$ W	24773-257W
IC2	$\mu$ A7912	28461-718M	R19	Met film 18 $\Omega$ 2% $\frac{1}{4}$ W	24773-231P
IC3	$\mu$ A7905	28461-717X	R20	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y
IC4	NE 5534AH	28461-329V	R21	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y
IC5	LAS19U	28461-721M	R22	+ Part of FET kit for TR3	46883-258T
IC6	LM 350K	28461-722C	R23		24321-885W
R1	Var cermet 1k $\Omega$ 10% $\frac{1}{2}$ W	25711-638G	R24	Carb film 10M $\Omega$ 10% 1/8W	24773-319J
R2	Met film 510 $\Omega$ 2% $\frac{1}{4}$ W	24773-266C	R25	Met film 82k $\Omega$ 2% $\frac{1}{4}$ W	24773-278Y
R3	Met film 270 $\Omega$ 2% $\frac{1}{4}$ W	24773-259T	R28		24773-293D
R4	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y	R29	Met film 1.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-282N
R5	Var cermet 500 $\Omega$ 10% $\frac{1}{2}$ W	25711-637F	R30	Met film 6.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-286G
R6	Met film 1.5k $\Omega$ 2% $\frac{1}{4}$ W	24773-277U	R31	Met film 2.4k $\Omega$ 2% $\frac{1}{4}$ W	24773-279N
R7	Met film 510 $\Omega$ 2% $\frac{1}{4}$ W	24773-266C	R32	Met film 3.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R8	Met film 680 $\Omega$ 2% $\frac{1}{4}$ W	24773-269K	R33	Met film 1.8k $\Omega$ 2% $\frac{1}{4}$ W	
			R34	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
12. <u>Unit AP2 - Voltage stabilizers (continued)</u>					
TR1	BF338	28458-577X	PLZ	Con. assy.	43129-568U
TR2	BFY51	28455-827T	PLAA	Con. assy. (PLAA-SKAU)	43129-506N
TR3 +	BF244B (kit for TR3 including R22 and R23)	46883-258T	PLAB	Con. assy. (PLAB-SKAV)	43129-507L
			PLAC	Con. assy. (PLAC-SKAW)	43129-507L
13. <u>Unit AL0 - Logic processor</u>					
C1 } to } C12 } C12 } $\emptyset$	10pF $\pm$ 1pF 300V	26333-228E	SKM	Con. assy.	43129-551W
L1 } to } L6 } $\emptyset$	0.33 $\mu$ H $\pm$ 10%	23642-546U	SKV	Con. assy.	43129-552D
PLC	Con. assy.	43129-518T	Filter (Multi-section)		
PLD	Con. assy.	43129-518T	14. <u>Unit AL1 - Display</u>		
PLE	Con. assy.	43129-518T	Complete board		
PLH	Con. assy.	43129-519P	D1	LED (Red HLMP0301)	28624-118Z
PLJ	Con. assy.	43129-519P	to		
			D37		
PLK	Con. assy.	43129-517D	IC1	HP 5082-7616	28624-218K
PLL	Con. assy.	43129-517D	IC2		
PLN	Con. assy.	43129-517D	to		
PLP	Con. assy.	43129-517D	IC13		
PLW	Con. assy. (PLW-SKDE)	43129-506N	IC14		
			IC15	HP 5082-7611	28624-217B
PLX	Con. assy.	43129-523X	IC16	HP 5082-7611	28624-217B
PLY	Con. assy.	43129-523X	IC17	HP 5082-7611	28624-217B

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
14. <u>Unit AL1 - Display (continued)</u>					
R1 to R18	Met film 360Ω 2% ¼W	24773-262T	IC4 IC5 IC6 IC7 IC8	74LS75 74LS00 74LS04 74LS47 74LS75	28462-408U 28466-345H 28469-171L 28465-020H 28462-408U
SK SKA SKB	DIP 14-way Edge connector Edge connector	28488-033B 23435-147Y 23435-147Y	IC9 IC10 IC11 IC12 IC13	74LS02 74LS47 74LS75 74LS47 74LS75	28466-214Y 28465-020H 28462-408U 28465-020H 28462-408U
15. <u>Unit AL2 - Display drive</u>					
Complete board					
C1 to C19	Cer 0.001μF 10% 63V	44828-325D	IC14 IC15 IC16 IC17 IC18	74LS42 74LS00 74LS47 74LS75 74LS47	28465-019U 28466-345H 28465-020H 28462-408U 28465-020H
C20 C21 C22	Elec 100μF -20+100% 25V Cer 0.001μF 10% 63V Elec 100μF -20+100% 25V	26415-813U 26383-585M 26415-813U	IC19 IC20 IC21 IC22 IC23	74LS75 74LS02 74LS47 74LS75 74LS47	28462-408U 28466-214Y 28465-020H 28462-408U 28465-020H
C23 to C32	Cer 0.001μF 10% 63V	26383-585M	IC24 IC25 IC26 IC27 IC28	74LS75 74LS164 7406 74LS47 74LS75	28462-408U 28467-515G 28469-158A 28465-020H 28462-408U
C33 to C41	Cer 0.0015μF 10% 63V	26383-593A	IC24 IC25 IC26 IC27 IC28	74LS75 74LS164 7406 74LS47 74LS75	28462-408U 28467-515G 28469-158A 28465-020H 28462-408U
D1	FH1100	28349-005Z			
IC1 IC2 IC3	74LS164 7406 7406	28467-515G 28469-158A 28469-158A			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
15. Unit AL2 - Display drive (continued)					
IC29	74LS164		IC52	74LS42	28465-019U
IC30	7406	28467-515G	IC53	74LS47	28465-020H
IC31	7406	28469-158A	IC54	74LS75	28462-408U
IC32	74LS00	28469-158A	IC55	74LS47	28465-020H
IC33	74LS00	28466-345H	IC56	74LS75	28462-408U
		28466-345H	IC57	74LS164	
IC34	74LS164		IC58	7406	28467-515G
IC35	7406	28467-515G			28469-158A
IC36	74LS02	28469-158A	R1	Met film 360Ω 2% 1/4W	24773-262T
IC37	74LS04	28466-214Y	R2	Met film 360Ω 2% 1/4W	24773-262T
IC38	7403A	28469-171L	R3	Met film 510Ω 2% 1/4W	24773-266C
		28466-322J	R4		
IC39	74LS47		to	Resistor network 1kΩ 5%	24681-516B
IC40	74LS75	28465-020H	R19		
IC41	74LS47	28462-408U			
IC42	74LS75	28465-020H	R53	Met film 10kΩ 2% 1/4W	24773-297M
IC43	74LS47	28462-408U	R69	Met film 1kΩ 2% 1/4W	24773-273A
		28465-020H	R62		
IC44	74LS75		to	Met film 360Ω 2% 1/4W	24773-262T
IC45	74LS47	28462-408U	R65		
IC46	74LS75	28465-020H	R66	Met film 1kΩ 2% 1/4W	24773-273A
IC47	74LS75	28462-408U			
IC48	74LS00	28462-408U	R74	Met film 2.2kΩ 2% 1/4W	24773-281Y
		28466-345H	R75	Met film 2.2kΩ 2% 1/4W	24773-281Y
IC49	74LS47		R82	Met film 1kΩ 2% 1/4W	24773-273A
IC50	74LS75	28465-020H	R84	Met film 10kΩ 2% 1/4W	24773-297M
IC51	74LS04	28462-408U	R91	Met film 1kΩ 2% 1/4W	24773-273A
		28469-171L			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
15. <u>Unit AL2 - Display drive (continued)</u>					
R93 to R96	Met film 360Ω 2% ¼W	24773-262T	C9 to C16	Cer 0.01μF -20+100% 40V	26387-253M
R104 R112 to R115	Met film 10kΩ 2% ¼W	24773-297M	C18	Cer 0.01μF -20+100% 40V	26387-253M
	Met film 360Ω 2% ¼W	24773-262T	C19	Cer 0.01μF -20+100% 40V	26387-253M
	Met film 1kΩ 2% ¼W		C20	Elec 100μF 20% 6.3V	26421-118L
	Met film 510Ω 2% ¼W		C22	Cer 0.01μF -20+100% 40V	26387-253M
R116	Met film 1kΩ 2% ¼W	24773-273A	C23	Elec 100μF 20% 25V	26423-243M
R117	Met film 510Ω 2% ¼W	24773-266C	C24	Cer 4.7pF ±0.5pF 63V	26343-461B
R124	Met film 1kΩ 2% ¼W	24773-273A	C25	Cer 4.7pF ±0.5pF 63V	26343-461B
R132	Met film 1kΩ 2% ¼W	24773-273A	D1	1N4148	28336-676J
R134	Met film 10kΩ 2% ¼W	24773-297M	IC1	74S03	28466-353L
R141	Met film 1kΩ 2% ¼W	24773-273A	IC2	74S04	28469-177W
R143	Met film 360Ω 2% ¼W	24773-262T	IC3	74S03	28466-353L
to R147	Met film 360Ω 2% ¼W		IC4	74LS04	28469-171L
R148	Met film 10kΩ 2% ¼W	24773-297M	IC5	74LS245	28469-188B
16. <u>Unit AL3 - Microprocessor system</u>					
Complete board					
C1 to C7	Cer 0.01μF -20+100% 40V	26387-253M	IC6 Δ	D8291	28467-001F
C8	Tant 4.7μF 20% 35V	26486-219P	IC7 Δ	P8155	28469-304E
			IC8 Δ	P8085A	28469-396K
			IC9	74LS74	28462-611A
			IC10	74LS377	28462-619J
			IC11	P8205	28465-030F
			IC12-14, IC18 (Set of 4) Δ		44533-051W
			IC15 Δ	P8155	28469-304E
			IC16	74LS02	28466-214Y
			IC17	74LS32	28466-108U



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
16. <u>Unit AL3 - Microprocessor system (continued)</u>					
IC21 $\Delta$	EPROM B1702AL2	44533-018T			
	Note ...				
	IC21 is individually programmed to the requirements of the Master Oscillator AS1 and is supplied as an integral part of the same.				
R1 to R6	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M	C3 C4 C5 C6 C7 to C23	Tant 4.7 $\mu$ F 20% 35V Tant 4.7 $\mu$ F 20% 35V Cer 0.022 $\mu$ F -20+50% 18V Cer 0.022 $\mu$ F -20+50% 18V Cer 0.01 $\mu$ F -20+80% 100V	26486-219P 26486-219P 26383-007R 26383-007R 26383-055L
R7 R8 to R13	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H	C24 C25 C26 C27 to C32	Cer 0.001 $\mu$ F 10% 63V Cer 0.01 $\mu$ F -20+80% 100V Cer 0.001 $\mu$ F 10% 63V Cer 0.01 $\mu$ F -20+80% 100V	26383-585M 26383-055L 26383-585M 26383-055L
	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M	C33 C34 to C37	Cer 0.001 $\mu$ F 10% 63V Cer 0.01 $\mu$ F -20+80% 100V	26383-585M 26383-055L
SK SK SK	(Mini jump shorting socket) DIL 24-way DIL 40-way	23435-990X 28488-044N 28488-046J	C38 C39	Plas 0.01 $\mu$ F 1% 160V Cer 0.047 $\mu$ F -20+80% 25V	26516-718Y 26383-017U
X1	Crystal 6.144 MHz	28312-054J	C40 C41 C43 C44 C45	Cer 220pF 10% 63V Cer 220pF 10% 63V Elec 0.47 $\mu$ F 20% 50V Plas 0.001 $\mu$ F 2% 160V Cer 0.01 $\mu$ F -20+80% 100V	26383-595H 26383-595H 26421-104C 26516-481L 26383-055L
C1 C2	Complete board Cer 0.01 $\mu$ F -20+80% 100V Tant 4.7 $\mu$ F 20% 35V	44828-327P 26383-055L 26486-219P	C46	Cer 22pF 5% 63V	26343-469N

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
17. <u>Unit A1A - Synchronizer/Counter 'B'</u> (continued)					
C47	Plas 1.0 $\mu$ F 10% 63V	26582-414R	IC2	74LS00	28466-345H
C48	Plas 0.0068 $\mu$ F 2% 160V	26516-924U	IC3	74LS00	28466-345H
C49	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	IC4	74LS393	28464-130R
C50	Tant 0.47 $\mu$ F 20% 35V	26486-207L	IC5	74LS390	28464-127R
C51	Cer 22pF 5% 63V	26343-469N	IC6	74LS390	28464-127R
C52	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	IC7	74LS51	28466-454N
C53	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	IC8	74LS10	28466-351Y
C54	Tant 4.7 $\mu$ F 20% 35V	26486-219P	IC9	74LS390	28464-127R
C55	Plas 0.22 $\mu$ F 10% 100V	26582-226G	IC10	74LS90	28464-014S
C56	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	IC11	74LS90	28464-014S
C57	Plas 0.1 $\mu$ F 10% 100V	26582-211B	IC12	74LS00	28466-345H
C58	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	IC13	74LS00	28466-345H
C59	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	IC14	74LS02	28466-214Y
C60	Elec 100 $\mu$ F -20+100% 25V	26415-813U	IC15	74LS27	28466-216L
C61	Tant 22 $\mu$ F 20% 15V	26486-230B	IC16	74LS27	28466-216L
C62	Plas 100pF $\pm$ 2pF 350V	26516-243J	IC17	74LS390	28464-127R
D1	Z5B20	28372-786A	IC18	74LS00	28466-345H
D3	1N4148	28336-676J	IC19	74LS20	28466-347U
D4	1N4148	28336-676J	IC20	74LS00	28466-345H
D5	1N4148	28336-676J	IC21	74S00N	28466-331D
D6	Z5B 8.2	28371-673Y	IC22	74LS02	28466-214Y
IC1	74LS390	28464-127R	IC23	74LS93	28464-117W
			IC24	74LS00	28466-345H
			IC25	74LS10	28466-351Y
			IC26	74LS74	28462-611A

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
17. Unit A1A - Synchronizer/Counter 'B' (continued)					
IC27	74LS27	28466-216L	R15	Met film 470Ω 2% 1/4W	24773-265M
IC28	74LS00	28466-345H	R16	Met film 22kΩ 2% 1/4W	24773-305R
IC29	74LS74	28462-611A	R17	Met film 10kΩ 2% 1/4W	24773-297M
IC30	74LS00	28466-345H	R18	Met film 1.5kΩ 2% 1/4W	24773-277U
IC31	74LS74	28462-611A	R19 +	Met film 1kΩ 2% 1/4W	24773-273A
IC32	74121	28468-402S	R20	Met film 47kΩ 2% 1/4W	24773-313H
IC33	74121	28468-402S	R21	Met film 1.5kΩ 2% 1/4W	24773-277U
IC34	74121	28468-402S	R22	Met film 22kΩ 2% 1/4W	24773-305R
IC35	74LS74	28468-402S	R23	Met film 22kΩ 2% 1/4W	24773-305R
IC36	74LS00	28462-611A	R24	Met film 22kΩ 2% 1/4W	24773-305R
IC37	74LS90	28466-345H	R25	Met film 270Ω 2% 1/4W	24773-259T
R1	Met film 10kΩ 2% 1/4W	28464-014S	R26	Met film 1kΩ 2% 1/4W	24773-273A
R2	Met film 3.3kΩ 2% 1/4W	24773-297M	R27	Met film 100kΩ 2% 1/4W	24773-321L
R3	Met film 1kΩ 2% 1/4W	24773-285F	R28	Met film 15kΩ 2% 1/4W	24773-301P
R4	Met film 2.2kΩ 2% 1/4W	24773-273A	R29	Met film 10kΩ 2% 1/4W	24773-297M
R6	Met film 470Ω 2% 1/4W	24773-281Y	R30	Met film 22Ω 2% 1/4W	24773-233M
R7	Met film 33kΩ 2% 1/4W	24773-265M	R31	Met film 10Ω 2% 1/4W	24773-225W
R10	Met film 15kΩ 2% 1/4W	24773-309Z	R32	Met film 22Ω 2% 1/4W	24773-233M
R11	Met film 10kΩ 2% 1/4W	24773-301P	R33	Met film 22Ω 2% 1/4W	24773-233M
R12 +	Met film 330Ω 2% 1/4W	24773-297M	TR1	BC237A	28455-421X
R13	Var cermet 500Ω 10% 1/2W	24773-261D	TR3	BC237A	28455-421X
R14	Met film 100kΩ 2% 1/4W	25711-637F	TR4	2N4859A	28459-014T
		24773-321L	TR5	J310	28459-028E
			TR6	BC237A	28455-421X

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<u>17. Unit A14 - Synchronizer/Counter 'B' (continued)</u>					
TR7	J310	28459-028E	C15	Cer 0.047 $\mu$ F -20+80% 25V	26383-017U
TR8	E430	28459-031E	C16	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
TR9	BC 237A	28455-421X	C17	Cer 2.7pF $\pm$ 0.5pF 63V	26343-458B
TR10	BC 308B	28433-455R	C18	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
			C19	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
X1	10 MHz Crystal oscillator	44990-418V	C21	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
			C22	Cer 0.001 $\mu$ F 10% 63V	26383-585M
			C23	Cer 0.001 $\mu$ F 10% 63V	26383-585M
			C24	Cer 0.001 $\mu$ F 10% 63V	26383-585M
			C25	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
<u>18. Unit A15 - Synchronizer/Counter 'A'</u>					
Complete board					
C1	Cer 0.01 $\mu$ F -20+100% 40V	44828-328X	C26	Cer 0.001 $\mu$ F 10% 63V	26383-585M
C2	Cer 6.8pF $\pm$ 0.5pF 63V	26387-253M	C27	Cer 0.001 $\mu$ F 10% 63V	26383-585M
C3	Cer 0.01 $\mu$ F -20+80% 100V	26343-463A	C28	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C4	Cer 3.3pF $\pm$ 0.5pF 63V	26383-055L	C29	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C5	Cer 3.3pF $\pm$ 0.5pF 63V	26343-459K	C30	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
			C31	Cer 0.001 $\mu$ F 10% 63V	26383-585M
C6	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C32	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C7	Cer 0.001 $\mu$ F -20+80% 500V	26383-242P	C33	Elec 220 $\mu$ F -20+100% 10V	26415-817J
C8	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C34	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C9	Plas 0.1 $\mu$ F 10% 100V	26582-211B	C35	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C10	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C36	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C11	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C37	Cer 4.7pF $\pm$ 0.5pF 63V	26343-461B
C12	Cer 3.3pF $\pm$ 0.5pF 63V	26343-459K	C38		
C13	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	to		
C14	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C42	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
18. Unit AL5 - Synchronizer/Counter 'A' (continued)					
C43	Cer 4.7pF $\pm 0.5\text{pF}$ 63V	26343-461B	C71	Cer 3.3pF $\pm 0.5\text{pF}$ 63V	26343-459K
C44	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	C72	Cer 10pF $\pm 0.5\text{pF}$ 63V	26343-465H
C45	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	C73	Cer 180pF 10% 63V	26383-594Z
C47	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	D1	1N5390	28349-005Z
C48	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	D2	1N4148	28336-676J
C49	Cer 0.047 $\mu\text{F}$ -20+80% 25V	26383-017U	D3	1N5390	28349-005Z
C50	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	to		
C55			D6		
C56	Elec 100 $\mu\text{F}$ 20% 6.3V	26421-118L	D7	1N4148	28336-676J
C57	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	to		
C60			D11		
C61	Cer 0.01 $\mu\text{F}$ -20+100% 40V	26387-253M	IC1	SP8646B	28464-015W
C62	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	IC2	74LS00	28466-345H
C64			IC3	74S10	28466-338B
C65	Cer 0.001 $\mu\text{F}$ 10% 63V	26383-585M	IC4	74LS04	28469-171L
C66	Elec 100 $\mu\text{F}$ 20% 6.3V	26421-118L	IC5	SP8607B	28462-023B
C67	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	IC6	SP8604B	28462-022R
C68	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	IC7	74S00N	28466-331D
C69	Cer 0.01 $\mu\text{F}$ -20+80% 100V	26383-055L	IC8	74LS00	28466-345H
C70	Cer 3.3pF $\pm 0.5\text{pF}$ 63V	26343-459K	IC9	74S00N	28466-331D
			IC10	MC10106P	28466-222G
			IC11	MC10102P	28466-219G
			IC12	74H30	28466-330W
			IC13	74S196	28464-010J
			IC14	MC10125P	28469-380F

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
18. Unit AL5 - Synchronizer/Counter 'A' (continued)					
IC15	MC10138P		R1	Carb 43Ω 5% 1/8W	24331-995C
IC16	74LS00	28464-019X	R2	Met film 430Ω 2% 1/4W	24773-264X
IC17		28466-345H	R3	Met film 56Ω 2% 1/4W	24773-243H
to	74LS251		R4	Met film 270Ω 2% 1/4W	24773-259T
IC20		28469-710B	R5	Met film 24kΩ 2% 1/4W	24773-306B
IC21	74S196		R6	Met film 2kΩ 2% 1/4W	24773-280U
		28464-010J	R7	Carb 82Ω 5% 1/8W	24331-996R
IC22	74LS196		R8	Met film 270Ω 2% 1/4W	24773-259T
IC23	74LS196	28464-016D	R9	Met film 24kΩ 2% 1/4W	24773-306B
IC24	74LS00	28464-016D	R10	Met film 2kΩ 2% 1/4W	24773-280U
IC25	74LS30	28466-345H			
IC26	74LS02	28466-348Y	R11	Met film 680Ω 2% 1/4W	24773-269K
		28466-214Y	R12	Met film 1.5kΩ 2% 1/4W	24773-277U
IC27	74LS93		R13	Met film 2kΩ 2% 1/4W	24773-280U
IC28	74LS00	28464-117W	R14	Carb 100Ω 5% 1/8W	24331-997B
IC29	74LS02	28466-345H	R15	Met film 270Ω 2% 1/4W	24773-259T
IC30		28466-214Y			
to	74LS196		R16	Met film 24kΩ 2% 1/4W	24773-306B
IC33		28464-016D	R17	Met film 2kΩ 2% 1/4W	24773-280U
			R18	Carb 82Ω 5% 1/8W	24331-996R
IC34			R19 +	Met film 1kΩ 2% 1/4W	24773-273A
to	74LS164		R20	Met film 10kΩ 2% 1/4W	24773-297M
IC37		28467-515G			
IC38	74LS51		R21	Met film 330kΩ 2% 1/4W	24773-333P
		28466-454N	R22	Carb 100Ω 5% 1/8W	24331-997B
RLA	80-1-A-5/620		R23	Carb 6.8MΩ 10% 1/8W	24321-883V
RLB	80-1-A-5/620	23486-503E	R24	Carb 2.2MΩ 10% 1/8W	24321-877J
		23486-503E	R25	Met film 150Ω 2% 1/4W	24773-253F

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
18. Unit AL5 - Synchronizer/Counter 'A' (continued)					
R26	Met film 6.8kΩ 2% ¼W	24773-293D	R50	Met film 1.3kΩ 2% ¼W	24773-276E
R27	Met film 2.2kΩ 2% ¼W	24773-281Y	R51	Met film 1kΩ 2% ¼W	24773-273A
R28	Met film 15kΩ 2% ¼W	24773-301P	R52	Met film 1kΩ 2% ¼W	24773-273A
R29	Met film 300Ω 2% ¼W	24773-260W	R53	Met film 1kΩ 2% ¼W	24773-273A
R30	Met film 1kΩ 2% ¼W	24773-273A	R54	Met film 3.9kΩ 2% ¼W	24773-287V
R31	Met film 100Ω 2% ¼W	24773-249J	R55	Met film 1.3kΩ 2% ¼W	24773-276E
R32	Met film 2.2kΩ 2% ¼W	24773-281Y	R56	Met film 3kΩ 2% ¼W	24773-284J
R33	Met film 6.8kΩ 2% ¼W	24773-293D	R57	Met film 1kΩ 2% ¼W	24773-273A
R34	Met film 3kΩ 2% ¼W	24773-284J	R58	Met film 220Ω 2% ¼W	24773-257W
R35	Met film 1.3kΩ 2% ¼W	24773-276E	R59	Met film 470Ω 2% ¼W	24773-265M
R36	Met film 47Ω 2% ¼W	24773-241A	R60	Met film 2kΩ 2% ¼W	24773-280U
R37	Met film 1.5kΩ 2% ¼W	24773-277U	to R64		
R38	Met film 3kΩ 2% ¼W	24773-284J	R65	Met film 470Ω 2% ¼W	24773-265M
R39	Met film 1.3kΩ 2% ¼W	24773-276E	R66	Carb 150Ω 5% 1/8W	24331-990D
R40	Met film 4.3kΩ 2% ¼W	24773-288S	SKAB	Con assy.	23444-334 Y
R41	Met film 3kΩ 2% ¼W	24773-284J	SKAC	Con assy.	23444-334 Y
R42	Met film 1.3kΩ 2% ¼W	24773-276E	SK	(Mini jump shorting socket)	23435-990X
R43	Met film 4.3kΩ 2% ¼W	24773-288S	TR1	BFY90	28452-157R
R44	Met film 470Ω 2% ¼W	24773-265M	TR2	BFY90	28452-157R
R45	Met film 470Ω 2% ¼W	24773-265M	TR3	BFY90	28452-157R
R46	Met film 2kΩ 2% ¼W	24773-280U	TR4	BC238B	28452-781A
R47	Met film 2kΩ 2% ¼W	24773-280U	TR5	BC238B	28452-781A
R48	Met film 3kΩ 2% ¼W	24773-284J	TR6	BC308B	28433-455R
R49	Met film 3.9kΩ 2% ¼W	24773-287V	TR7	BC238B	28452-781A
			TR8	2N2369	28452-197H
			TR9	2N2369	28452-197H
			TR10	2N2369	28452-197H

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
19. <u>Unit AG1 - GPIB drive</u>					
Complete board					
C1 } to C8 }	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	SKR	Receptacle (24-way)	23435-133X
D1	1N4148	44828-387S	TR1	BC239	28452-771P
IC1	74S38	28469-190R	TR2	BC239	28452-771P
IC2	74LS132		TR3	BC239	28452-771P
IC3	MC3448AP		AA1	20. <u>Unit AA0 - RF Section 'A'</u>	44828-793L
IC4	MC3448AP		Connector board		
IC5	74LS245		C1 $\emptyset$		
IC6	74S132	to	Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	
IC7	74S09	C64 $\emptyset$			
IC8	74S04	L1	Choke 100 $\mu$ H 10%	23642-561W	
		to			
		L24			
		L25	Inductor 6 $\mu$ H	23642-909X	
		to			
		L32			
		L33	Choke 100 $\mu$ H 10%	23642-561W	
R1	Resistor network 9 x 3.3k $\Omega$	24681-612T	to		
R3	Met film 3.3k $\Omega$ 2% $\frac{1}{4}$ W	24773-285F	L38		
R4			L39		
R5	Met film 3.3k $\Omega$ 2% $\frac{1}{4}$ W	24773-285F	to		
R6	Met film 6.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-293D	L44		
to					
R13					
R14	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M	PLBX	Con. assy (PLBX-SKCN)	43129-543J
SF	6 position	23467-310C	PLBY	Con. assy (PLBY-SKCZ)	43129-544F



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	20. <u>Unit AA0 - RF Section 'A'</u> (continued)				
SKCA	Con. assy.	43129-521T	C16	Cer 0.001 $\mu$ F 10% 63V	26383-585M
SKCE	Con. assy.	43129-520D	C17	Cer 0.001 $\mu$ F 10% 63V	26383-585M
SKCF	Bulkhead receptacle	23444-382T	C18	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
SKCH	Bulkhead receptacle	23444-382T	C19	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
SKCL	Con. assy.	43129-637E	C20	Cer 0.001 $\mu$ F 10% 63V	26383-585M
	21. <u>Unit AA11 - Divider chain</u>		C21	Cer 0.001 $\mu$ F 10% 63V	26383-585M
	Complete board	44828-332M	C22 to C29	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C1	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C30	Cer 0.1 $\mu$ F -25+50% 30V	26383-031S
C2	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C31	Cer 0.1 $\mu$ F -25+50% 30V	26383-031S
C3	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C32	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C4	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C33	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C5	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C34	Cer 0.1 $\mu$ F -25+50% 30V	26383-031S
C6	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C35	Cer 0.1 $\mu$ F -25+50% 30V	26383-031S
C7	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C36	Cer 0.01 $\mu$ F-20+80% 100V	26383-055L
C8	Cer 0.001 $\mu$ F 10% 63V	26383-585M	C37	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C9	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C38	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C10	Cer 0.001 $\mu$ F 10% 63V	26383-585M	C39	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C11	Cer 0.001 $\mu$ F 10% 63V	26383-585M	C40	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C12	Cer 0.001 $\mu$ F 10% 63V	26383-585M	C41	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C13	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C42	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C14	Cer 0.001 $\mu$ F 10% 63V	26383-585M	C43	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C15	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	C44	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
			C45	Cer 3.3pF $\pm$ 0.5pF 63V	26343-459K

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
21. <u>Unit AA11 - Divider chain (continued)</u>					
C46 to C51	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	D14	1N4148	28336-676J
C52	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D15	BA482	28335-675R
C53	Cer 4.7pF $\pm$ 0.5pF 63V	26343-461B	D16	1N4148	28336-676J
C54	Cer 6.8pF $\pm$ 0.5pF 63V	26343-463A	D17	1N4148	28336-676J
C55	Cer 4.7pF $\pm$ 0.5pF 63V	26343-461B	D18	BA482	28335-675R
C56	Cer 8.2pF $\pm$ 0.5pF 63V	26343-464Z	IC1	7442	28465-003D
C57	Cer 330pF $\pm$ 0.5pF 63V	26343-483D	IC2	7400	28466-321L
C58	Cer 33pF $\pm$ 0.5pF 63V	26343-471Y	IC3	SP8607B	28462-023B
C59	Elec 220 $\mu$ F -20 +100% 10V	26415-817J	IC4	MC10105	28466-105Z
C60	Cer 15pF $\pm$ 5% 63V	26343-467U	IC6	MC1660L	28466-109Y
D1	1N4148	28336-676J	IC7	MC1670L	28462-603M
D2	5082-3080	28383-999X	IC8	MC10105	28466-105Z
D3	BA482	28335-675R	IC9	MC10131L	28462-605R
D4	1N4148	28336-676J	IC10	MC10105	28466-105Z
D5	BA482	28335-675R	IC11	MC10105	28466-105Z
D6	1N4148	28336-676J	IC12	MC10131L	28462-605R
D7	BA482	28335-675R	IC13	MC10105	28466-105Z
D8	1N4148	28336-676J	IC14	MC10105	28466-105Z
D9	BA482	28335-675R	L3	Inductor 6 $\mu$ H	23642-909X
D10	1N4148	28336-676J	L4	Inductor 6 $\mu$ H	23642-909X
D11	BA482	28335-675R	L5	Inductor 6 $\mu$ H	23642-909X
D12	1N4148	28336-676J	L7	Inductor 6 $\mu$ H	23642-909X
D13	BA482	28335-675R	L9	Inductor 6 $\mu$ H	23642-909X
			L10	Inductor 6 $\mu$ H	23642-909X
			L12	Inductor 6 $\mu$ H	23642-909X

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	21. <u>Unit AA11 - Divider chain (continued)</u>				
R1	Carb 51Ω 5% 1/8W	24331-989P	R24	Met film 2.7kΩ 2% ¼W	24773-283L
R2	Met film 4.7kΩ 2% ¼W	24773-289W	R25	Met film 6.8kΩ 2% ¼W	24773-293D
R3	Met film 1kΩ 2% ¼W	24773-273A	R26	Met film 270Ω 2% ¼W	24773-259T
R4	Carb 51Ω 5% 1/8W	24331-989P	R27	Met film 470Ω 2% ¼W	24773-265M
R5	Met film 100Ω 2% ¼W	24773-249J	R28	Met film 200Ω 2% ¼W	24773-256S
			R29	Met film 470Ω 2% ¼W	24773-265M
			R30	Met film 200Ω 2% ¼W	24773-256S
			to R32		
R6	Carb 200Ω 5% 1/8W	24331-999A	R33	Met film 4.3kΩ 2% ¼W	24773-288S
R7	Met film 1kΩ 2% ¼W	24773-273A	R34	Met film 1kΩ 2% ¼W	24773-273A
R8	Met film 2kΩ 2% ¼W	24773-280U	R35	Met film 620Ω 2% ¼W	24773-268B
R9	Met film 1kΩ 2% ¼W	24773-273A	R36	Met film 2.2kΩ 2% ¼W	24773-281Y
R10	Met film 270Ω 2% ¼W	24773-259T	R37	Met film 470Ω 2% ¼W	24773-265M
			to R42		
R11	Carb 16Ω 5% 1/8W	24331-987D			
R12	Carb 51Ω 5% 1/8W	24331-989P	R43	Met film 4.3kΩ 2% ¼W	24773-288S
R13	Met film 240Ω 2% ¼W	24773-258D	R44	Met film 1kΩ 2% ¼W	24773-273A
R14	Met film 10kΩ 2% ¼W	24773-297M	R45	Met film 620Ω 2% ¼W	24773-268B
R15	Met film 4.3kΩ 2% ¼W	24773-288S	R46	Met film 2.2kΩ 2% ¼W	24773-281Y
			R47	Met film 470Ω 2% ¼W	24773-265M
R16	Met film 1kΩ 2% ¼W	24773-273A	to R50		
R17	Carb 47Ω 5% 1/8W	24331-975Y			
R18	Met film 10kΩ 2% ¼W	24773-297M	R51	Met film 1.5kΩ 2% ¼W	24773-277U
R19	Met film 1.5kΩ 2% ¼W	24773-277U	R52	Met film 820Ω 2% ¼W	24773-271B
R20	Met film 1kΩ 2% ¼W	24773-273A	R54	Met film 470Ω 2% ¼W	24773-265M
			R55	Met film 470Ω 2% ¼W	24773-265M
R21	Met film 620Ω 2% ¼W	24773-268B	R56	Met film 4.3kΩ 2% ¼W	24773-288S
R22	Met film 2.2kΩ 2% ¼W	24773-281Y			
R23	Met film 3.9kΩ 2% ¼W	24773-287V			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	21. <u>Unit AA11 - Divider chain (continued)</u>				
R57	Met film 1kΩ 2% 1/4W	24773-273A	R83	Met film 620Ω 2% 1/4W	24773-268B
R58	Met film 620Ω 2% 1/4W	24773-268B	R84	Met film 2.2kΩ 2% 1/4W	24773-281Y
R59	Met film 2.2kΩ 2% 1/4W	24773-281Y	R85	Met film 470Ω 2% 1/4W	24773-265M
R60	Met film 470Ω 2% 1/4W	24773-265M	R86	Met film 470Ω 2% 1/4W	24773-265M
R61	Met film 470Ω 2% 1/4W	24773-265M	R90	Met film 270Ω 2% 1/4W	24773-259T
R62	Met film 470Ω 2% 1/4W	24773-265M	R91	Carb 51Ω 5% 1/8W	24331-989P
R63	Met film 470Ω 2% 1/4W	24773-265M	R92	Met film 1kΩ 2% 1/4W	24773-273A
R66	Carb 51Ω 5% 1/8W	24331-989P	R93	Met film 4.7kΩ 2% 1/4W	24773-289W
R67	Met film 470Ω 2% 1/4W	24773-265M	R94	Met film 100Ω 2% 1/4W	24773-249J
R68	Met film 470Ω 2% 1/4W	24773-265M	R95	Carb 22Ω 5% 1/8W	24331-988T
R69	Met film 4.3kΩ 2% 1/4W	24773-288S	R96	Carb 43Ω 5% 1/8W	24331-995C
R70	Met film 1kΩ 2% 1/4W	24773-273A	R97	Met film 4.7kΩ 2% 1/4W	24773-289W
R71	Met film 620Ω 2% 1/4W	24773-268B	R98	Met film 1kΩ 2% 1/4W	24773-273A
R72	Met film 2.2kΩ 2% 1/4W	24773-281Y	R99	Carb 33Ω 5% 1/8W	24331-978J
R73	} Met film 470Ω 2% 1/4W	24773-265M	R100	Met film 100Ω 2% 1/4W	24773-249J
to					
R76			R101	Met film 680Ω 2% 1/4W	24773-269K
R77	Carb 16Ω 5% 1/8W	24331-987D	R102	Met film 10kΩ 2% 1/4W	24773-297M
R78	Carb 16Ω 5% 1/8W	24331-987D	R103	Met film 1kΩ 2% 1/4W	24773-273A
R79	Carb 16Ω 5% 1/8W	24331-987D	R104	Carb 150Ω 5% 1/8W	24331-990D
R80	Met film 470Ω 2% 1/4W	24773-265M	R105	Met film 47Ω 2% 1/4W	24773-241A
R81	Met film 470Ω 2% 1/4W	24773-265M	R106	Met film 100Ω 2% 1/4W	24773-249J
R82	Met film 4.3kΩ 2% 1/4W	24773-288S	R107	Carb 10Ω 5% 1/8W	24331-974U
			R108	Carb 6.8Ω 5% 1/8W	24331-957P
			R109	Met film 3.6kΩ 2% 1/4W	24773-286G
			R110	Met film 7.5kΩ 2% 1/4W	24773-294T

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
21. <u>Unit AA11 - Divider chain (continued)</u>					
R111	Met film 1.5kΩ 2% 1/4W	24773-277U	TR12	BFR90	28452-167U
R112	Carb 150Ω 5% 1/8W	24331-990D	X1	Bead assy.	41372-006T
R113	Met film 150Ω 2% 1/4W	24773-253F	22. <u>Unit AA21 - Amplitude modulator</u>		
R114	Carb 16Ω 5% 1/8W	24331-987D	Complete board		
R115	Carb 16Ω 5% 1/8W	24331-987D	C1	Cer 0.047μF 10% 50V	44828-333C
R116	Carb 82Ω 5% 1/8W	24331-996R	C2	Cer 0.047μF 10% 50V	26343-560M
R117	Carb 120Ω 5% 1/8W	24331-998K	C3	Cer 0.01μF -20+80% 100V	26342-560M
R118	Carb 120Ω 5% 1/8W	24331-998K	C4	Cer 0.01μF -20+80% 100V	26383-055L
R119	Carb 120Ω 5% 1/8W	24331-998K	C5	Plas 0.047μF 10% 250V	26383-055L
R120	Carb 120Ω 5% 1/8W	24331-998K	C6	Plas 0.047μF 10% 250V	26582-206C
SKBX	Con. coaxial 50Ω	23444-334Y	C7	Elec 4.7μF 20% 35V	26582-206C
SKBY	Con. coaxial 50Ω	23444-334Y	C8	Elec 22μF 20% 25V	26421-108A
T1 to T6	Transformers	43590-090M	C9	Plas 0.033μF 10% 250V	26421-114E
TR1	BFY90	28452-157R	C10	Elec 4.7μF 20% 35V	26582-205M
TR2	BC308B	28433-455R	C11	Cer 0.047μF 10% 50V	26421-108A
TR3	BFR90	28452-167U	C12	Elec 0.47μF 20% 50V	26343-560M
TR4	BFR99	28433-336F	C13	Cer 0.047μF 10% 50V	26421-104C
TR5	BFY90	28452-157R	C15	Cer 0.047μF 10% 50V	26343-560M
TR6	BC308B	28433-455R	C16	Cer 0.047μF 10% 50V	26343-560M
TR7	BFR90	28452-167U	C17	Elec 0.47μF 20% 50V	26421-104C
TR8	BC308B	28433-455R	C19	Cer 0.047μF 10% 50V	26343-560M
TR9	BFR96	28452-171Y	C20	Cer 0.047μF 10% 50V	26343-560M
TR10	BC239C	28452-771P	C21	Elec 4.7μF 20% 35V	26421-108A
TR11	BC308B	28433-455R			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
22. <u>Unit AA21 - Amplitude modulator (continued)</u>					
C22	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C50	Cer 5pF 10% 300V	26333-227H
C24	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C52 +	Cer 1pF $\pm$ 0.5pF 63V	26343-502Z
C25	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C53 +	Cer 1pF $\pm$ 0.5pF 63V	26343-502Z
C27	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C54	Cer 0.001 $\mu$ F 10% 63V	26383-585M
C28	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C55	Cer 33pF 5% 63V	26343-471Y
to					
C32			C57	Elec 22 $\mu$ F 20% 25V	26421-114E
C33	Elec 4.7 $\mu$ F 20% 35V	26421-108A	D1	5082-3379	28383-997T
C35	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D2	5082-3379	28383-997T
to					
C38			D3	1N4148	28383-997T
C39	Elec 4.7 $\mu$ F 20% 35V	26421-108A	to		
C40	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D7		28336-676J
C42	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D8	Z5B13	28372-213U
C44	Cer 0.001 $\mu$ F 10% 63V	26383-585M	D9	1N4148	28336-676J
C45	Cer 0.0012 $\mu$ F 10% 63V	26383-592K	D10	1N4148	28336-676J
C46	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	D11	Part of matched set (D11, D13, R119)	44529-059V
C47	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	D12	1N4148	28336-676J
C48	Cer 5pF 10% 300V	26333-227H	D13	Part of matched set (D11, D13, R119)	44529-059V
C49	Cer 68pF 2% 63V	26343-475F	D14	1N4148	28336-676J
			D16	1N4148	28336-676J
			D17	1N4148	28336-676J
			IC1	SE5534AH	28461-346K
			IC2	N5556	28461-311C
			L1	Inductor 4.7 $\mu$ H 10%	23642-553J
			L3	Inductor 12 $\mu$ H	44190-029X
			L7	Inductor 12 $\mu$ H	44190-029X
			L10	Inductor 12 $\mu$ H	44190-029X

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
22. <u>Unit AA21 - Amplitude modulator (continued)</u>					
L13	Inductor 6 $\mu$ H	23642-909X	R14	Met film 620 $\Omega$ 2% $\frac{1}{4}$ W	24773-268B
L14	Inductor 12 $\mu$ H	44190-029X	R15	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-249J
L15	Inductor 12 $\mu$ H	44190-029X	R16	Met film 1.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-279N
L18	Inductor 6 $\mu$ H	23642-909X	R17	Met film 330k $\Omega$ 2% $\frac{1}{4}$ W	24773-333P
L19	Inductor 12 $\mu$ H	44190-029X	R18	Met film 330k $\Omega$ 2% $\frac{1}{4}$ W	24773-333P
L20	Inductor 12 $\mu$ H	44190-029X	R19	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
L24	Inductor 2 $\mu$ H 1.5 turn	23642-908P	R20	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L
RLA	Reed RS-12V	23486-427A	R21	Met film 8.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-295P
RLB	712-12 Teledyne	23486-118A	R22	Met film 12k $\Omega$ 2% $\frac{1}{4}$ W	24773-299R
R1+	Met film 2.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-283L	R23	Met film 3k $\Omega$ 2% $\frac{1}{4}$ W	24773-284J
R2	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	R24	Met film 560 $\Omega$ 2% $\frac{1}{4}$ W	24773-267R
R3	Met film 470 $\Omega$ 2% $\frac{1}{4}$ W	24773-265M	R25	Met film 1.5k $\Omega$ 2% $\frac{1}{4}$ W	24773-277U
R4	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H	R26	Met film 82 $\Omega$ 2% $\frac{1}{4}$ W	24773-247N
R5	Met film 18k $\Omega$ 2% $\frac{1}{4}$ W	24773-303M	R27	Met film 200 $\Omega$ 2% $\frac{1}{4}$ W	24773-256S
R6	Met film 51k $\Omega$ 2% $\frac{1}{4}$ W	24773-314E	R28	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R7	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L	R29	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y
R8	Met film 2.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-283L	R30	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R9	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M	R31	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y
R10	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M	R32	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R11+	Met film 1.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-278Y	R33	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
R12	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	R34	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R13	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-249J	R35	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L
			R36	Met film 12k $\Omega$ 2% $\frac{1}{4}$ W	24773-299R
			R37+	Met film 82 $\Omega$ 2% $\frac{1}{4}$ W	24773-247N
			R38	Met film 1.5k $\Omega$ 2% $\frac{1}{4}$ W	24773-277U
			R39	Met film 15k $\Omega$ 2% $\frac{1}{4}$ W	24773-301P

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	22. <u>Unit AA21 - Amplitude modulator (continued)</u>				
R40	Met film 51Ω 2% ¼W	24773-242Z	R63	Met film 620Ω 2% ¼W	24773-268B
R41	Met film 1kΩ 2% ¼W	24773-273A	R64	Met film 10kΩ 2% ¼W	24773-297M
R42	Met film 100Ω 2% ¼W	24773-249J	R65	Met film 10kΩ 2% ¼W	24773-297M
R43	Carb 200Ω 5% 1/8W	24331-999A	R66	Met film 10kΩ 2% ¼W	24773-297M
R44	Carb 16Ω 5% 1/8W	24331-987D	R67	Met film 3kΩ 2% ¼W	24773-284J
R45	Chip 16Ω 5%	24681-043E	R68	Met film 1.5kΩ 2% ¼W	24773-277U
R46	Met film 300Ω 2% ¼W	24773-260W	R69	Met film 51Ω 2% ¼W	24773-242Z
R47	Met film 8.2kΩ 2% ¼W	24773-295P	R70	Met film 9.1kΩ 2% ¼W	24773-296X
R48	Met film 1kΩ 2% ¼W	24773-273A	R71	Met film 1kΩ 2% ¼W	24773-273A
R49	Met film 150Ω 2% ¼W	24773-253F	R72	Met film 180Ω 2% ¼W	24773-255V
R50	Met film 68Ω 2% ¼W	24773-245U	R73	Carb 150Ω 5% 1/8W	24331-990D
R51	Met film 10kΩ 2% ¼W	24773-297M	R74	Carb 16Ω 5% 1/8W	24331-987D
R52	Met film 1.5kΩ 2% ¼W	24773-277U	R75	Chip 16Ω 5%	24681-043E
R53	Met film 10kΩ 2% ¼W	24773-297M	R76	Met film 4.7kΩ 2% ¼W	24773-289W
R54	Met film 51Ω 2% ¼W	24773-242Z	R77	Met film 51Ω 2% ¼W	24773-242Z
R55	Met film 1kΩ 2% ¼W	24773-273A	R78	Met film 13kΩ 2% ¼W	24773-300T
R56	Met film 100Ω 2% ¼W	24773-249J	R79	Met film 1kΩ 2% ¼W	24773-273A
R57	Carb 150Ω 5% 1/8W	24331-990D	R80	Met film 51Ω 2% ¼W	24773-242Z
R58	Carb 16Ω 5% 1/8W	24331-987D	R81	Carb 150Ω 5% 1/8W	24331-990D
R59	Chip 16Ω 5%	24681-043E	R82	Carb 16Ω 5% 1/8W	24331-987D
R60	Met film 22kΩ 2% ¼W	24773-305R	R84	Met film 330kΩ 2% ¼W	24773-333P
R61	Met film 3.6kΩ 2% ¼W	24773-286G	R85	Met film 100kΩ 2% ¼W	24773-321L
R62	Var cermet 1kΩ 10% ½W	25711-638G	R86	Var cermet 100kΩ 10% ½W	25711-644W
			R87	Met film 20Ω 2% ¼W	24773-232X
			R88	Met film 22kΩ 2% ¼W	24773-305R



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
22. Unit AA21 - Amplitude modulator (continued)					
R89	Met film 4.7kΩ 2% 1/4W	24773-289W	R112	Met film 47kΩ 2% 1/4W	24773-313H
R90	Met film 51Ω 2% 1/4W	24773-242Z	R113	Carb 10Ω 5% 1/8W	24331-974U
R91	Met film 15kΩ 2% 1/4W	24773-301P	R114	Carb 270Ω 5% 1/8W	24331-992P
R92	Met film 1kΩ 2% 1/4W	24773-273A	R115	Met film 560Ω 2% 1/4W	24773-267R
R93	Var cermet 100Ω 10% 1/2W	25711-635L	R116	Carb 4.3kΩ 5% 1/8W	24331-956T
R94	Carb 150Ω 5% 1/8W	24331-990D	R117	Carb 270Ω 5% 1/8W	24331-992P
R95	Carb 16Ω 5% 1/8W	24331-987D	R118	Carb 180Ω 5% 1/8W	24331-961X
R96	Chip 16Ω 5%	24681-043E	R119	Part of matched set (D11, D13, R119)	44529-059V
R97	Met film 4.7kΩ 2% 1/4W	24773-289W	R120	Met film 7.5kΩ 2% 1/4W	24773-294T
R98	Met film 51Ω 2% 1/4W	24773-242Z	R121	Var cermet 2kΩ 10% 1/2W	25711-639V
R99	Met film 15kΩ 2% 1/4W	24773-301P	R122	Met film 6.8kΩ 2% 1/4W	24773-293D
R100	Met film 51Ω 2% 1/4W	24773-242Z	R123	Met film 6.2kΩ 2% 1/4W	24773-292W
R101	Met film 1kΩ 2% 1/4W	24773-273A	R124	Met film 5.1kΩ 2% 1/4W	24773-290V
R102	Carb 150Ω 5% 1/8W	24331-990D	R125	Met film 2.7kΩ 2% 1/4W	24773-283L
R103	Carb 16Ω 5% 1/8W	24331-987D	R126	Met film 1.5kΩ 2% 1/4W	24773-277U
R104	Chip 16Ω 5%	24681-043E	R128	Met film 100Ω 2% 1/4W	24773-249J
R105	Carb 39Ω 5% 1/8W	24331-994M	SKCB	Receptacle	23444-334Y
R106	Carb 150Ω 5% 1/8W	24331-990D	SKCC	Receptacle	23444-334Y
R107	Carb 150Ω 5% 1/8W	24331-990D	SKCJ	Receptacle	23444-334Y
R108	Met film 10kΩ 2% 1/4W	24773-297M	SK	(Mini jump shorting socket)	23435-990X
R109	Met film 3.3Ω 2% 1/4W	24773-213U	TR1	BC237	28455-421X
R110	Met film 1.1kΩ 2% 1/4W	24773-273A	TR2	J309	28459-029U
R111	Met film 1.5kΩ 2% 1/4W	24773-277U	TR3	BC251	28435-227H
			TR4	BC237	28455-421X

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<b>22. Unit AA21 - Amplitude modulator (continued)</b>					
TR5	BC251	28435-227H	TR29	BC252	28433-455R
TR6	J310	28459-028E	TR30	BCY71	28435-235L
TR7	BC251	28435-227H	TR31	BFR96	28452-171Y
TR8	B238	28452-781A	TR32	BCY71	28435-235L
TR9	B238	28452-781A	TR33	BFR96	28452-171Y
TR10	BC252	28433-455R	TR34	BC252	28433-455R
TR11	BC252	28433-455R	TR35	BCY71	28435-235L
TR12	BC252	28433-455R	TR37	U430	28459-039V
TR13	BC252	28433-455R	X1	Double balanced mixer TFM-2	28531-003Z
TR14	J310	28459-028E	X2	Double balanced mixer TFM-2	28531-003Z
TR15	BCY71	28435-235L	<b>23. Unit AA22 - RF sub-unit 'A'</b>		
TR16	BFR90	28452-167U	C1	∅ Cer 0.001μF -20+80% 300V	26373-733K
TR17	MAT01GH	28461-913F	C2	∅ Cer 0.001μF -20+80% 300V	26373-733K
TR18	BFR99	28433-336F	C3	∅ Cer 0.001μF -20+80% 300V	26373-733K
TR19	BC239C	28452-771P	C4	∅ Cer 50pF 10% 300V	26333-229U
TR20	BCY71	28435-235L	C5	∅ Cer 0.001μF -20+80% 300V	26373-733K
TR21	BFR96	28452-171Y	to		
TR22	B238	28452-781A	C12	∅ Cer 2.2pF ±0.5pF 63V	26343-457R
TR23	BC239C	28452-771P	C13	∅ Cer 50pF 10% 300V	26333-229U
TR24	BCY71	28435-235L	C14	∅ Cer 0.001μF -20+80% 300V	26373-733K
TR25	BFR96	28452-171Y	C15	∅ Cer 0.001μF -20+80% 300V	26373-733K
TR26	BCY71	28435-235L	C16	∅ Cer 0.001μF -20+80% 300V	26373-733K
TR27	BFR96	28452-171Y	C17	∅ Cer 2.2pF ±0.5pF 63V	26343-457R
TR28	BC252	28433-455R			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
23. Unit AA22 - RF sub-unit 'A' (continued)					
C18	Cer 0.001 $\mu$ F 10% 63V	26383-585M	D1	5082-3379	28383-997T
C19	Cer 0.001 $\mu$ F 10% 63V	26383-585M	to D5		
C20	Cer 0.001 $\mu$ F 10% 63V	26383-585M	D6	1N4148	28336-676J
C21	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	D7	1N4148	28336-676J
C22	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	D8	1N4148	28336-676J
C23	Cer 0.001 $\mu$ F 10% 63V	26383-585M	L1	22 $\mu$ H 10%	23642-557S
C24	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	L2	Inductor	44290-619Y
C25	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	L3	330 $\mu$ H 10%	23642-564P
C26	Cer 0.001 $\mu$ F 10% 63V	26383-585M	L4	330 $\mu$ H 10%	23642-564P
C27	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	PLCB	Con. assy.	43129-536U
C28	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	PLCC	Con. assy.	43129-537Y
C29	Cer 0.001 $\mu$ F 10% 63V	26383-585M	R1	Carb 200 $\Omega$ 5% 1/8W	24331-999A
C30	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	R2	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A
C31	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	R3	Met film 47 $\Omega$ 2% $\frac{1}{4}$ W	24773-241A
C32	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	R4	Met film 820 $\Omega$ 2% $\frac{1}{4}$ W	24773-271B
C33	Ø Cer 500pF -20+80% 300V	26373-732B	R5	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A
C34	Ø Plas 180pF 2% 350V	26516-306U	R6	Carb 100 $\Omega$ 5% 1/8W	24331-997B
C35	Ø Cer 500pF -20+80% 300V	26373-732B	R7	Met film 2.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-283L
C36	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K	R8	Met film 240 $\Omega$ 2% $\frac{1}{4}$ W	24773-258D
C37	Ø Plas 180pF 2% 350V	26516-306U	R9	Met film 200 $\Omega$ 2% $\frac{1}{4}$ W	24773-256S
C38	Ø Plas 180pF 2% 350V	26516-306U	R10	Carb 68 $\Omega$ 5% 1/8W	24331-979F
C39	Ø Cer 500pF -20+80% 300V	26373-732B	R11	Carb 33 $\Omega$ 5% 1/8W	24331-978J
			R12	Met film 2.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-283L

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
23. <u>Unit AA22 - RF sub-unit 'A'</u> (continued)					
R13	Met film 240Ω 2% 1/4W	24773-258D	R1	Met film 3kΩ 2% 1/4W	24773-284J
R14	Met film 220Ω 2% 1/4W	24773-257W	R2	Met film 16kΩ 2% 1/4W	24773-302X
R15	Carb 33Ω 5% 1/8W	24331-978J	R3	Var cermet 10kΩ 10% 1/2W	25711-641G
R16	Carb 33Ω 5% 1/8W	24331-978J	R4	Met film 3kΩ 2% 1/4W	24773-284J
R17	Met film 2.7kΩ 2% 1/4W	24773-283L	R5	Met film 10Ω 2% 1/4W	24773-225W
R18	Met film 300Ω 2% 1/4W	24773-260W	R6	Met film 51Ω 2% 1/4W	24773-242Z
R19	Met film 270Ω 2% 1/4W	24773-259T	R7	Met film 4.7kΩ 2% 1/4W	24773-289W
R20	Carb 51Ω 5% 1/8W	24331-989P	R8	Met film 1.8kΩ 2% 1/4W	24773-279N
SKBZ	Bulkhead receptacle	23444-345W	TR1	BC108	28452-787N
SKCD	Con. assy.	43129-522P	TR2	PN4258	28431-767E
			TR3	PN4258	28431-767E
TR1	BFR90	28452-167U	25. <u>Unit AA24 - Pulse amplifier</u>		
TR2	BFR90	28452-167U	Complete board		
TR3	BFR90	28452-167U	C1	Elec 4.7μF 20% 35V	44828-335B
X1	Ferrite bead	41372-006T	C2	Cer 68pF 2% 63V	26421-108A
to			D1	1N4148	26343-475F
X8			D2	1N4148	28336-676J
24. <u>Unit AA23 - Pulse amplifier</u>					
Complete board					
C1	Elec 4.7μF 20% 35V	44828-334R	IC1	CA 3046	28461-901A
C2	Elec 4.7μF 20% 35V	26421-108A	R1	Met ox 51Ω 2% 1/2W	24573-042D
C3	Elec 4.7μF 20% 35V	26421-108A	R2	Met film 4.7kΩ 2% 1/4W	24773-289W
		26421-108A	R3	Met film 27kΩ 2% 1/4W	24773-307K
			R4	Met film 1kΩ 2% 1/4W	24773-273A

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
25. <u>Unit AA24 - Pulse amplifier (continued)</u>					
R5	Met film 82Ω 2% ¼W	24773-247N	D2 } to D5 }	Matched set of 4	44529-048E
R6	Met film 30Ω 2% ¼W	24773-236B			
R7	Met film 100Ω 2% ¼W	24773-249J			
R8	Met film 200Ω 2% ¼W	24773-256S			
26. <u>Unit AA25 - Phase detector</u>					
Complete board					
C1	Cer 0.001μF 10% 63V	44828-336K	IC1	NE 5534AH	28461-329V
C2	Cer 0.001μF 10% 63V	26383-585M	R3	Met film 470Ω 2% ¼W	24773-265M
C3	Elec 4.7μF 20% 35V	26383-585M	R4	Met film 1kΩ 2% ¼W	24773-273A
C4	Cer 0.039μF 20% 100V	26421-108A	R5	Carb 10Ω 5% 1/8W	24331-974U
C5	Cer 0.039μF 20% 100V	26386-493F	R6	Carb 150Ω 5% 1/8W	24331-990D
C6	Cer 0.039μF 20% 100V	26386-493F	R7	Met film 33Ω 2% ¼W	24773-237K
C7	Cer 22pF 5% 63V	26343-469N	R8	Met ox 120Ω 2% ½W	24573-051R
C8	Elec 0.47μF 20% 50V	26421-104C	R9	Carb 51Ω 5% 1/8W	24331-989P
C9	Elec 0.47μF 20% 50V	26343-463A	R10	Met film 470Ω 2% ¼W	24773-265M
C10	Cer 6.8pF ±0.5pF 63V	26343-463A	R11	Met film 470Ω 2% ¼W	24773-265M
C11	Cer 0.0047μF 2% 160V	26383-591B	R12	Met film 510Ω 2% ¼W	24773-266C
C12	Cer 0.039μF 20% 100V	26386-493F	R13	Met film 510Ω 2% ¼W	24773-266C
C13	Cer 100pF ±0.5pF 63V	26343-477V	R14	Met film 30kΩ 2% ¼W	24773-308A
C14	Cer 0.047μF -20+80% 12V	26383-016E	R15	Met film 2.2kΩ 2% ¼W	24773-281Y
C15	Cer 47pF ±5% 63V	26343-473L	R16	Met film 2.2kΩ 2% ¼W	24773-281Y
C16	Cer 47pF ±5% 63V	26343-473L	R17	Met film 1.2kΩ 2% ¼W	24773-275H
			R18	Met film 10kΩ 2% ¼W	24773-297M
			R19	Met film 22kΩ 2% ¼W	24773-305R
			R20	Met film 10kΩ 2% ¼W	24773-297M
			T1	Transformer	43590-092R

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
26. <u>Unit AA25 - Phase detector</u> (continued)					
TR1	2N5179		D4	BB405B	28381-101V
TR2	BFR96	28451-697Y	D5	5082-3379	28383-997T
TR3	2N4858	28452-171Y	D6	BB405B	28381-101V
TR4	BC308B	28459-037F	D7	5082-3379	28383-997T
		28433-455R	D8	LED (Red LLL7)	28624-105D
27. <u>Unit AA26 - VCO's</u>					
Complete board					
C1	Cer 0.039 $\mu$ F 20% 100V	44828-372A	L1	Inductor 6 $\mu$ H	23642-909X
C2	Cer 2.7pF $\pm$ 0.5pF 63V	26386-493F	to L4		
C3	Cer 0.039 $\mu$ F 20% 100V	26343-458B	L7	Inductor 6 $\mu$ H	23642-909X
C4	Cer 2.2pF $\pm$ 0.5pF 63V	26386-493F	to L10		
C5	Cer 2.2pF $\pm$ 0.5pF 63V	26343-457R	L12	Inductor 6 $\mu$ H	23642-909X
C6	Cer 1.8pF $\pm$ 0.5pF 63V	26343-456C	L13	Inductor 3.3mH	23642-345Y
C7	Cer 0.039 $\mu$ F 20% 100V	26386-493F	R1	Met film 270 $\Omega$ 2% $\frac{1}{4}$ W	24773-259T
C8	Cer 0.039 $\mu$ F 20% 100V	26386-493F	R2	Met film 470 $\Omega$ 2% $\frac{1}{4}$ W	24773-265M
C9	Cer 5.6pF $\pm$ 0.5pF 63V	26343-462K	R3	Met film 270 $\Omega$ 2% $\frac{1}{4}$ W	24773-259T
C10	Cer 0.039 $\mu$ F 20% 100V	26386-493F	R4	Met film 470 $\Omega$ 2% $\frac{1}{4}$ W	24773-265M
			R5	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
C11	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	R6	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
C12	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	R7	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
C13	Elec 22 $\mu$ F 20% 25V	26421-114E	R8	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
D1	BB405B	28381-101V	R9	Met film 330 $\Omega$ 2% $\frac{1}{4}$ W	24773-261D
D2	BB405B	28381-101V	R10	Carb 10 $\Omega$ 5% 1/8W	24331-974U
D3	BB405B	28381-101V	R11	Carb 43 $\Omega$ 5% 1/8W	24331-995C

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
27.	Unit AA26 - VCO's (continued)				
R12	Met film 270Ω 2% 1/4W	24773-259T	C7	Tant 0.47μF 20% 35V	26486-207L
R13	Carb 43Ω 5% 1/8W	24331-995C	C8	Cer 0.047μF 10% 50V	26343-560M
R14	Met film 1kΩ 2% 1/4W	24773-273A	C10	Cer 0.01μF -20+80% 100V	26383-055L
R15	Carb 16Ω 5% 1/8W	24331-987D	C11	Cer 0.047μF 10% 50V	26343-560M
R16	Carb 39Ω 5% 1/8W	24331-994M	C12	Tant 0.47μF 20% 35V	26486-207L
R17	Carb 100Ω 5% 1/8W	24331-997B	C13	Cer 0.047μF 10% 50V	26343-560M
R18	Carb 68Ω 5% 1/8W	24331-979F	C15	Cer 0.047μF 10% 50V	26343-560M
R19	Carb 100Ω 5% 1/8W	24331-997B	C16	Cer 0.01μF -20+100% 40V	26387-253M
R20	Met film 3.3kΩ 2% 1/4W	24773-285F	C17	Plas 0.0012μF 2% 160V	26516-512E
R21	Met film 3.3kΩ 2% 1/4W	24773-285F	C18	Plas 0.00169μF 2% 160V	26516-541A
R23	Carb 150Ω 5% 1/8W	24331-990D	C19	Plas 0.0012μF 2% 160V	26516-512E
R24	Carb 150Ω 5% 1/8W	24331-990D	C20	Cer 0.01μF -20+100% 40V	26387-253M
TR1	2N5109	28454-797G	C21	Plas 820pF 2% 160V	26516-462X
TR2	2N5109	28454-797G	C22	Plas 0.0012μF 2% 160V	26516-512E
TR3	BFR90	28452-167U	C23	Plas 820pF 2% 160V	26516-462X
TR4	BFR90	28452-167U	C24	Cer 0.01μF -20+100% 40V	26387-253M
28.	Unit AA31 - LP filters		C25	Plas 620pF 2% 160V	26516-434B
	Complete board		C26	Plas 820pF 2% 160V	26516-462X
C1	Cer 0.01μF -20+80% 100V	44828-337A	C27	Plas 620pF 2% 160V	26516-434B
C2	Cer 0.01μF -20+80% 100V	26383-055L	C28	Cer 0.01μF -20+100% 40V	26387-253M
C5	Tant 0.47μF 20% 35V	26383-055L	C29	Plas 390pF 2% 350V	26516-389X
C6	Cer 0.047μF 10% 50V	26486-207L	C30	Plas 560pF 2% 160V	26516-423W
		26343-560M	C31	Plas 390pF 2% 350V	26516-389X
			C32	Cer 0.01μF -20+100% 40V	26387-253M
			C33	Cer 270pF 2% 63V	26343-482W

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
28. <u>Unit AA31 - LP filters</u> (continued)					
C34	Cer 27pF 5% 63V	26343-470U	C58	Cer 68pF 2% 63V	26343-475F
C35	Cer 330pF 2% 63V	26343-483D	C59	Cer 4.7pF ±0.5pF 63V	26343-461B
C36	Cer 150pF 2% 63V	26343-479W	C60	Cer 47pF 5% 63V	26343-473L
C37	Cer 270pF 2% 63V	26343-482W	C61	Cer 0.001μF 10% 63V	26383-585M
C38	Cer 27pF 5% 63V	26343-470U	C62	Cer 33pF 5% 63V	26343-471Y
C39	Cer 0.01μF -20+100% 40V	26387-253M	C63	Cer 68pF 2% 63V	26343-475F
C40	Cer 220pF 2% 63V	26343-481S	C64	Cer 33pF 5% 63V	26343-471Y
C41	Cer 330pF 2% 63V	26343-483D	C65	Cer 0.001μF 10% 63V	26383-585M
C42	Cer 220pF 2% 63V	26343-481S	C66	Cer 22pF 5% 63V	26343-469N
C43	Cer 0.001μF 10% 63V	26383-585M	C67	Cer 22pF 5% 63V	26343-469N
C44	Cer 150pF 2% 63V	26343-479W	C68	Cer 22pF 5% 63V	26343-469N
C45	Cer 220pF 2% 63V	26343-481S	C69	Cer 22pF 5% 63V	26343-469N
C46	Cer 150pF 2% 63V	26343-479W	C70	Cer 0.001μF 10% 63V	26383-585M
C47	Cer 0.001μF 10% 63V	26383-585M	C71	Cer 15pF 5% 63V	26343-467U
C48	Cer 100pF 2% 63V	26343-477U	C72	Cer 22pF 5% 63V	26343-469N
C49	Cer 150pF 2% 63V	26343-479W	C73	Cer 10pF ±0.5pF 63V	26343-465H
C50	Cer 100pF 2% 63V	26343-477U	C74	Cer 15pF 5% 63V	26343-467U
C51	Cer 0.001μF 10% 63V	26383-585M	C75	Cer 0.001μF 10% 63V	26383-585M
C52	Cer 68pF 2% 63V	26343-475F	C76	Cer 4.7pF ±0.5pF 63V	26343-461B
C53	Cer 100pF 2% 63V	26343-477U	C77	Cer 4.7pF ±0.5pF 63V	26343-461B
C54	Cer 27pF 5% 63V	26343-470U	C78	Cer 10pF ±0.5pF 63V	26343-465H
C55	Cer 68pF 2% 63V	26343-475F	C79	Cer 10pF ±0.5pF 63V	26343-465H
C56	Cer 0.001μF 10% 63V	26383-585M	C80	Cer 4.7pF ±0.5pF 63V	26343-461B
C57	Cer 47pF 5% 63V	26343-473L	C81	Cer 4.7pF ±0.5pF 63V	26343-461B
			C82	Cer 0.001μF 10% 63V	26383-585M



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
28.	Unit AA31 - LP filters (continued)				
C86	Cer 0.001 $\mu$ F 10% 63V	26383-585M	D12	Z5B 7.5	28371-603H
C90	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	D13	5082-3379	28383-997T
C91	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D14	5082-3379	28383-997T
C92	Tant 0.47 $\mu$ F 20% 35V	26486-207L	D15	Z5B 7.5	28371-603H
C93	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D16	5082-3379	28383-997T
C95	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D17	5082-3379	28383-997T
C96	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	D18	Z5B 7.5	28371-603H
C97	Cer 1.8pF $\pm$ 0.5pF 63V	26343-456C	D19	5082-3379	28383-997T
C98	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D20	5082-3379	28383-997T
C99	Tant 0.47 $\mu$ F 20% 35V	26486-207L	D21	Z5B 7.5	28371-603H
C100	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D22	5082-3379	28383-997T
C102	Cer 0.047 $\mu$ F 10% 50V	26343-560M	D23	5082-3379	28383-997T
D1	1N4148	28336-676J	D24	Z5B 7.5	28371-603H
D2	1N4148	28336-676J	D25	5082-3379	28383-997T
D3	Z5B 7.5	28371-603H	D26	5082-3379	28383-997T
D4	5082-3379	28383-997T	D27	Z5B 7.5	28371-603H
D5	5082-3379	28383-997T	D28	5082-3379	28383-997T
D6	Z5B 7.5	28371-603H	D29	5082-3379	28383-997T
D7	5082-3379	28383-997T	D30	Z5B 7.5	28371-603H
D8	5082-3379	28383-997T	D31	5082-3379	28383-997T
D9	Z5B 7.5	28371-603H	D32	5082-3379	28383-997T
D10	5082-3379	28383-997T	D33	Z5B 7.5	28371-603H
D11	5082-3379	28383-997T	D34	5082-3379	28383-997T
			D35	5082-3379	28383-997T
			D36	Z5B 7.5	28371-603H

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	28. Unit AA31 - LP filters (continued)				
D37	5082-3379	28383-997T	L6	Inductor 6 $\mu$ H	23642-909X
D38	5082-3379	28383-997T	L7	Inductor 1.5 $\mu$ H 5%	23642-494P
D39	Z5B 7.5	28371-603H	L8	Inductor 1.5 $\mu$ H 5%	23642-494P
D40	5082-3379	28383-997T	L9	Inductor 1 $\mu$ H 5%	23642-464M
D41	5082-3379	28383-997T	L10	Inductor 1 $\mu$ H 5%	23642-464M
D42	Z5B 7.5	28371-603H	L11	Inductor 0.75 $\mu$ H 5%	23642-463X
D43	5082-3379	28383-997T	L12	Inductor 0.75 $\mu$ H 5%	23642-463X
D44	5082-3379	28383-997T	L13	Inductor 0.51 $\mu$ H 5%	23642-462P
D45	Z5B 7.5	28371-603H	L14	Inductor 0.51 $\mu$ H 5%	23642-462P
D46	5082-3379	28383-997T	L15	Inductor 0.36 $\mu$ H 5%	23642-461T
D47	5082-3379	28383-997T	L16	Inductor 0.36 $\mu$ H 5%	23642-461T
D48	Z5B 7.5	28371-603H	L17	Inductor 0.24 $\mu$ H 5%	23642-460D
D49	5082-3379	28383-997T	L18	Inductor 0.24 $\mu$ H 5%	23642-460D
to			L19	Inductor 0.192 $\mu$ H	44290-762J
D54			L20	Inductor 0.192 $\mu$ H	44290-762J
D55	1N4148	28336-676J	L21	Inductor 0.133 $\mu$ H	44290-763F
D56	1N4148	28336-676J	L22	Inductor 0.133 $\mu$ H	44290-763F
IC1	74159	28465-032V	L23	Inductor 0.096 $\mu$ H	44290-764G
IC2	74LS26	28466-350U	L24	Inductor 0.096 $\mu$ H	44290-764G
IC3	74LS26	28466-350U	L25	Inductor 0.066 $\mu$ H	44290-765V
IC4	74LS26	28466-350U	L26	Inductor 0.066 $\mu$ H	44290-765V
L3	Inductor 6 $\mu$ H	23642-909X	L27	Inductor 0.048 $\mu$ H	44290-766S
			L28	Inductor 0.048 $\mu$ H	44290-766S
			L29	Inductor 0.033 $\mu$ H	44290-767W
			L30	Inductor 0.033 $\mu$ H	44290-767W

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
28. Unit AA31 - LP filters (continued)					
L41	Inductor 6μH		R22	Chip 16Ω 5%	24681-043E
L45	Inductor 6μH	23642-909X	R23	Met film 470Ω 2% ¼W	24773-265M
R1	Met film 22kΩ 2% ¼W	23642-909X	R24	Met film 2.2kΩ 2% ¼W	24773-281Y
R2	Met film 1kΩ 2% ¼W	24773-305R	R25	Met film 3.9kΩ 2% ¼W	24773-287V
R3	Met film 2.2Ω 2% ¼W	24773-273A	R26	Met film 22kΩ 2% ¼W	24773-305R
R4	Carb 150Ω 5% 1/8W	24773-209E	R27	Met film 470Ω 2% ¼W	24773-265M
R5	Carb 39Ω 5% 1/8W	24331-990D	R28	Met film 2.2kΩ 2% ¼W	24773-281Y
R6	Carb 150Ω 5% 1/8W	24331-994M	R29	Met film 3.9kΩ 2% ¼W	24773-287V
R7	Met film 4.7kΩ 2% ¼W	24331-990D	R30	Met film 22kΩ 2% ¼W	24773-305R
R8	Met film 12kΩ 2% ¼W	24773-289W	R31	Met film 470Ω 2% ¼W	24773-265M
R9	Met film 1kΩ 2% ¼W	24773-299R	R32	Met film 2.2kΩ 2% ¼W	24773-281Y
R10	Carb 150Ω 5% 1/8W	24773-273A	R33	Met film 3.9kΩ 2% ¼W	24773-287V
R11	Met film 51Ω 2% ¼W	24331-990D	R34	Met film 22kΩ 2% ¼W	24773-305R
R12	Met film 27Ω 2% ¼W	24773-242Z	R35	Met film 470Ω 2% ¼W	24773-265M
R13	Carb 16Ω 5% 1/8W	24773-235R	R36	Met film 2.2kΩ 2% ¼W	24773-281Y
R14	Chip 16Ω 5%	24331-987D	R37	Met film 3.9kΩ 2% ¼W	24773-287V
R15	Met film 4.7kΩ 2% ¼W	24681-043E	R38	Met film 22kΩ 2% ¼W	24773-305R
R16	Met film 12kΩ 2% ¼W	24773-289W	R39	Met film 470Ω 2% ¼W	24773-265M
R17	Met film 470Ω 2% ¼W	24773-299R	R40	Met film 2.2kΩ 2% ¼W	24773-281Y
R18	Carb 150Ω 5% 1/8W	24773-273A	R41	Met film 3.9kΩ 2% ¼W	24773-287V
R19	Met film 51Ω 2% ¼W	24331-990D	R42	Met film 22kΩ 2% ¼W	24773-305R
R20	Met film 27Ω 2% ¼W	24773-242Z	R43	Met film 470Ω 2% ¼W	24773-265M
R21	Carb 16Ω 5% 1/8W	24773-235R	R44	Met film 2.2kΩ 2% ¼W	24773-281Y
		24331-987D	R45	Met film 3.9kΩ 2% ¼W	24773-287V
			R46	Met film 22kΩ 2% ¼W	24773-305R

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	28. <u>Unit AA31 - LP filters</u> (continued)				
R47	Met film 470Ω 2% ¼W	24773-265M	R70	Met film 22kΩ 2% ¼W	24773-305R
R48	Met film 2.2kΩ 2% ¼W	24773-281Y	R71	Met film 470Ω 2% ¼W	24773-265M
R49	Met film 3.9kΩ 2% ¼W	24773-287V	R72	Met film 2.2kΩ 2% ¼W	24773-281Y
R50	Met film 22kΩ 2% ¼W	24773-305R	R73	Met film 3.9kΩ 2% ¼W	24773-287V
R51	Met film 470Ω 2% ¼W	24773-265M	R74	Met film 22kΩ 2% ¼W	24773-305R
R52	Met film 2.2kΩ 2% ¼W		R75	Met film 470Ω 2% ¼W	24773-265M
R53	Met film 3.9kΩ 2% ¼W	24773-281Y	R76	Met film 2.2kΩ 2% ¼W	24773-281Y
R54	Met film 22kΩ 2% ¼W	24773-287V	R77	Met film 3.9kΩ 2% ¼W	24773-287V
R55	Met film 470Ω 2% ¼W	24773-305R	R78	Met film 22kΩ 2% ¼W	24773-305R
R56	Met film 2.2kΩ 2% ¼W	24773-265M	R79	Met film 470Ω 2% ¼W	24773-265M
R57	Met film 3.9kΩ 2% ¼W	24773-281Y	R80	Met film 2.2kΩ 2% ¼W	24773-281Y
R58	Met film 22kΩ 2% ¼W	24773-287V	R81	Met film 3.9kΩ 2% ¼W	24773-287V
R59	Met film 470Ω 2% ¼W	24773-305R	R82	Met film 22kΩ 2% ¼W	24773-305R
R60	Met film 2.2kΩ 2% ¼W	24773-265M	R83	Met film 1.6kΩ 2% ¼W	24773-278Y
R61	Met film 3.9kΩ 2% ¼W	24773-281Y	R84	Met film 2.2kΩ 2% ¼W	24773-281Y
R62	Met film 22kΩ 2% ¼W	24773-287V	R85	Met film 3.9kΩ 2% ¼W	24773-287V
R63	Met film 470Ω 2% ¼W	24773-305R	R86	Met film 22kΩ 2% ¼W	24773-305R
R64	Met film 2.2kΩ 2% ¼W	24773-265M	R87	Met film 1.6kΩ 2% ¼W	24773-278Y
R65	Met film 3.9kΩ 2% ¼W	24773-281Y	R88	Met film 470Ω 2% ¼W	24773-265M
R66	Met film 22kΩ 2% ¼W	24773-287V	R89	Met film 4.7kΩ 2% ¼W	24773-289W
R67	Met film 470Ω 2% ¼W	24773-305R	R90	Met film 12kΩ 2% ¼W	24773-299R
R68	Met film 2.2kΩ 2% ¼W	24773-265M	R91	Met film 1kΩ 2% ¼W	24773-273A
R69	Met film 3.9kΩ 2% ¼W	24773-281Y	R92	Carb 150Ω 5% 1/8W	24331-990D
		24773-287V	R93	Met film 51Ω 2% ¼W	24773-242Z
			R94	Met film 27Ω 2% ¼W	24773-235R

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
28. <u>Unit AA31 - LP filters</u> (continued)					
R95	Carb 16Ω 5% 1/8W	24331-987D	TR25	BFR96	28452-171Y
R96	Chip 16Ω 5%	24681-043E	X1	Ferrite bead	41372-006T
R97 +	Carb 68Ω 5% 1/8W	24331-979F	X2	Ferrite bead	41372-006T
R98 +	Carb 100Ω 5% 1/8W	24331-997B	29. <u>Unit AB0 - RF Section 'B'</u>		
R99	Met film 4.7kΩ 2% 1/4W	24773-289W	C1 Ø		
R100	Met film 13kΩ 2% 1/4W	24773-300T	to	Cer 0.001μF -20+80% 300V	26373-733K
R101	Met film 1kΩ 2% 1/4W	24773-273A	C45 Ø		
R102	Carb 150Ω 5% 1/8W	24331-990D	C46 Ø	Plas 470pF 2% 160V	26516-406H
R103	Met film 51Ω 2% 1/4W	24773-242Z	C47 Ø	Cer 47pF 10% 300V	26333-229U
R104	Met film 33Ω 2% 1/4W	24773-237K	C48 Ø		
R105	Carb 16Ω 5% 1/8W	24331-987D	to	Cer 0.001μF -20+80% 300V	26373-733K
R106	Chip 16Ω 5%	24681-043E	C53 Ø		
R107 +	Carb 100Ω 5% 1/8W	24331-997B	C56	Plas 150pF 2% 350V	26516-289C
TR1	BC239C	28452-771P	L1	Choke 100μH 10%	23642-561W
TR2	BCY71	28435-235L	to		
TR3	BFR96	28452-171Y	L14	Inductor 6μH	23642-909X
TR4	BCY71	28435-235L	L15	Inductor 6μH	23642-909X
TR5	BFR96	28452-171Y	L16		
TR6			to	Choke 100μH 10%	23642-561W
to			L24		
TR21	BC308B	28433-455R	L25		
TR22	BCY71	28435-235L	to	Inductor 6 μH	23642-909X
TR23	BFR96	28452-171Y	L30		
TR24	BCY71	28435-235L	PLCP	Con. assy. (PLCP-SKDF)	43129-542L

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	29. <u>Unit AB0 - RF Section 'B'</u> (continued)				
PLCR	Con. assy.	43129-549D	C9	Cer 0.001 $\mu$ F 10% 63V	26383-585M
PLCY	Con. assy. (PLCY-SKCK)	43129-541N	C10	Cer 0.001 $\mu$ F 10% 63V	26383-585M
SKCR	Jack to jack, bulkhead adapter, 50 $\Omega$	23444-303N	C11	Cer 100pF 2% 63V	26343-477V
SKDB	Con. assy.	43129-554P	C12	Cer 150pF 5% 100V	26343-552W
SKDC	Con. assy.	43129-555X	C13	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
SKDD	Bulkhead receptacle 50 $\Omega$		C14	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
SKDF	Con. assy. (SKDF-PLCP)	23444-382T	C15	Cer 0.001 $\mu$ F 10% 63V	26383-585M
SKCK	Con. assy. (SKCK-PLCY)	43129-542L	C16	Cer 470pF 5% 100V	26343-554T
SKCW	Con. assy.	43129-541N	C18	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
SKCX	Con. assy.	43129-539L	C19	Elec 4.7 $\mu$ F 20% 35V	26421-108A
		43129-540Y	C20	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K
X1	Ferrite bead	41372-006T	C21	Ø Cer 0.001 $\mu$ F -20+80% 300V	26373-733K
X2	Ferrite bead	41372-006T	C22	Cer 0.001 $\mu$ F 10% 63V	26383-585M
	30. <u>Unit AB1 - Range 1 frequency converter</u>		C23	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
	Complete board	44828-338Z	C24	Cer 82pF 5% 100V	26343-551S
C1	Cer 0.01 $\mu$ F -20+100% 40V		C25	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C2	Cer 0.047 $\mu$ F -20+80% 25V	26387-253M	C26	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C3	Elec 4.7 $\mu$ F 20% 35V	26383-017U	C27	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C4	Cer 0.01 $\mu$ F -20+80% 100V	26421-108A	C28	Cer 0.001 $\mu$ F 10% 63V	26383-585M
C5	Cer 0.001 $\mu$ F 10% 63V	26383-055L	C29	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L
C6	Cer 0.01 $\mu$ F -20+80% 100V	26383-585M	C30	Elec 4.7 $\mu$ F 20% 35V	26421-108A
C7	Cer 0.001 $\mu$ F 10% 63V	26383-055L	C31	Cer 27pF 5% 63V	26343-470U
C8	Cer 0.01 $\mu$ F -20+80% 100V	26383-585M	C32	Cer 150pF 2% 63V	26343-479W
		26383-055L	C33	Plas 820pF 2% 160V	26516-462X
			C34	Cer 680pF 5% 100V	26343-555P

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
30. Unit AB1 - Range 1 frequency converter (continued)					
C35	Tant 2.2 $\mu$ F 20% 35V	26486-214V	D3	Hot carrier diode FH1100	28349-005Z
C36	Elec 4.7 $\mu$ F 20% 35V	26421-108A	D4	Variable capacitor MV109	28381-130J
C37	Elec 4.7 $\mu$ F 20% 35V	26421-108A	D5	Variable capacitor MV109	28381-130J
C38	Cer 47pF 5% 63V	26343-473L	D9	1N4148	28336-676J
C39	Cer 0.001 $\mu$ F 10% 63V	26383-585M	D10	1N4148	28336-676J
C40	Cer 680pF 5% 100V	26343-555P	IC1	$\Delta$ 4069	28469-191B
C41	Cer 150pF 2% 63V	26343-479W	IC2	$\Delta$ 4013	28462-608A
C42	Cer 0.01 $\mu$ F -20+100% 40V	26383-253M	IC3	$\Delta$ 4046	28461-917W
C43	Cer 0.001 $\mu$ F 5% 100V	26343-556X	IC4	$\mu$ A741C	28461-304T
C44	Cer 0.047 $\mu$ F -20+80% 25V	26383-017U	L2	Inductor 33 $\mu$ H 10%	23642-558W
C45	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	L3	Inductor 4.7 $\mu$ H 10%	23642-553J
C46	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	L4	Inductor 1 $\mu$ H 10%	23642-549L
C47	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	L5	Inductor assy. variable	44290-758L
C48	Cer 0.01 $\mu$ F -20+100% 40V	26383-055L	L6	Inductor 0.47 $\mu$ H 10%	23642-547Y
C49	Cer 150pF 2% 63V	26383-253M	L7	Inductor 2.2 $\mu$ H 10%	23642-551N
C55	Cer 0.047 $\mu$ F -20+80% 25V	26343-479W	L8	Inductor assy. variable	44290-759J
C56	Cer 680pF 5% 100V	26343-555P	L9	Inductor 33 $\mu$ H 10%	23642-558W
C57	Cer 27pF 5% 100V	26343-553D	L10	Inductor assy. variable	44290-759J
C58	Cer 680pF 5% 100V	26343-555P	L11	Inductor 6 $\mu$ H	23642-909X
C59	Cer 150pF 5% 100V	26343-552W	L12	Inductor 33 $\mu$ H 10%	23642-558W
C60	Cer 0.01 $\mu$ F -20+80% 100V	26383-055L	L13	Inductor 33 $\mu$ H 10%	23642-558W
C61	Cer 8.2pF 5% 100V	26343-464Z	L14	Inductor assy. variable	44290-760N
D1	5022-3080	28383-999X	L15	Inductor 4.7 $\mu$ H 10%	23642-553J
D2	Hot carrier diode FH1100	28349-005Z	L16	Inductor assy. variable	44290-761L

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
30. <u>Unit AB1 - Range 1 frequency converter</u> (continued)					
R1	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	R26	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L
R2	Met film 200k $\Omega$ 2% $\frac{1}{4}$ W	24773-328D	R27	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-249J
R3	Var. cermet 100 $\Omega$ 10% $\frac{1}{2}$ W	25711-635L	R28	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A
R5	Met film 43 $\Omega$ 2% $\frac{1}{4}$ W	24773-240K	R29	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
R6	Met film 6.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-293D	R30	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y
R7	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W		R31	Met film 430 $\Omega$ 2% $\frac{1}{4}$ W	24773-264X
R8	Met film 510 $\Omega$ 2% $\frac{1}{4}$ W	24773-289W	R32	Met film 47 $\Omega$ 2% $\frac{1}{4}$ W	24773-241A
R9	Met film 200 $\Omega$ 2% $\frac{1}{4}$ W	24773-266C	R33	Met film 1.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-278Y
R10	Met film 22 $\Omega$ 2% $\frac{1}{4}$ W	24773-256S	R34	Met film 43 $\Omega$ 2% $\frac{1}{4}$ W	24773-240K
R11	Met film 11k $\Omega$ 2% $\frac{1}{4}$ W	24773-233M	R35	Met film 3.9k $\Omega$ 2% $\frac{1}{4}$ W	24773-287V
R12	Met film 3.9k $\Omega$ 2% $\frac{1}{4}$ W	24773-298C	R36	Met film 8.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-295P
R13	Met film 1.1k $\Omega$ 2% $\frac{1}{4}$ W	24773-287V	R37	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A
R14	Met film 680 $\Omega$ 2% $\frac{1}{4}$ W	24773-274Z	R38	Met film 1.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-275H
R15	Met film 22 $\Omega$ 2% $\frac{1}{4}$ W	24773-269K	R39	Met film 1.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-279N
R16	Met film 5.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-233M	R40	Met film 150 $\Omega$ 2% $\frac{1}{4}$ W	24773-253F
R17	Met film 1.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-291S	R41	Met film 20 $\Omega$ 2% $\frac{1}{4}$ W	24773-232X
R18	Met film 620 $\Omega$ 2% $\frac{1}{4}$ W	24773-279N	R42	Met film 1.5k $\Omega$ 2% $\frac{1}{4}$ W	24773-277U
R19	Met film 220 $\Omega$ 2% $\frac{1}{4}$ W	24773-268B	R43	Met film 750 $\Omega$ 2% $\frac{1}{4}$ W	24773-270R
R20	Met film 11k $\Omega$ 2% $\frac{1}{4}$ W	24773-257W	R44	Met film 75 $\Omega$ 2% $\frac{1}{4}$ W	24773-246Y
R21	Met film 2.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-298C	R45	Met film 150 $\Omega$ 2% $\frac{1}{4}$ W	24773-253F
R22	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-281Y	R46	Met film 39 $\Omega$ 2% $\frac{1}{4}$ W	24773-239Z
R23	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-249J	R47	Met film 150 $\Omega$ 2% $\frac{1}{4}$ W	24773-253F
R24	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-249J	R49	Met film 470k $\Omega$ 2% $\frac{1}{4}$ W	24773-337R
R25 +	Met film 13k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L	R50	Met film 470k $\Omega$ 2% $\frac{1}{4}$ W	24773-337R
		24773-300T	R51	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M





Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
31. Unit AB2 - Output amplifiers and ALC (continued)					
C7	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C33	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C8	Elec 0.47 $\mu$ F 20% 50V	26421-104C	C34	Cer 1.8pF $\pm$ 0.5pF 63V	26343-456C
C9	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C35	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C10	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C36 +	Cer 1pF $\pm$ 0.5pF 63V	26343-502Z
C11	Elec 0.47 $\mu$ F 20% 50V	26421-104C	C38	Elec 0.47 $\mu$ F 20% 50V	26421-104C
C12	Elec 0.47 $\mu$ F 20% 35V	26421-104C	C39	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C13	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C40	Elec 0.47 $\mu$ F 20% 50V	26421-104C
C14	Cer 33pF 5% 63V	26343-471Y	C41	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C15	Cer 22pF 5% 63V	26343-469N	C42	Cer 0.0012 $\mu$ F 10% 63V	26383-592K
C16	Elec 0.47 $\mu$ F 20% 50V	26421-104C	C43	Cer 1.8pF $\pm$ 0.5pF 63V	26343-456C
C17	Cer 33pF 5% 63V	26343-471Y	C44	Cer 10pF $\pm$ 0.5pF 63V	26343-465H
C18	Elec 100 $\mu$ F -20+100% 25V	26415-813U	C45 +	Cer 1.5pF $\pm$ 0.5pF 63V	26343-501A
C19	Elec 0.47 $\mu$ F 20% 50V	26421-104C	C48	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C20	Plas 820pF 2% 160V	26516-462X	C49 +	Cer 1pF $\pm$ 0.5pF 63V	26343-502Z
C21	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C51	Elec 0.47 $\mu$ F 20% 50V	26421-104C
C22	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C52	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C24 +	Cer 1pF $\pm$ 0.5pF 63V	26343-502Z	C53	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C25	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C54	Cer 4.7pF $\pm$ 0.5pF 63V	26343-461B
C27	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C55	Elec 4.7 $\mu$ F 20% 35V	26421-108A
C28	Elec 0.47 $\mu$ F 20% 50V	26421-104C	C56	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C29	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C57	Elec 0.47 $\mu$ F 20% 50V	26421-104C
C30	Cer 0.047 $\mu$ F 10% 50V	26343-560M	C58	Cer 0.047 $\mu$ F 10% 50V	26343-560M
C31 +	Cer 1.8pF $\pm$ 0.5pF 63V	26343-456C	C59	Elec 4.7 $\mu$ F 20% 35V	26421-108A
C32	Cer 0.001 $\mu$ F 10% 63V	26383-585M	C60	Elec 4.7 $\mu$ F 20% 35V	26421-108A
			C61	Cer 4.7pF $\pm$ 0.5pF 63V	26343-461B

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<b>31. Unit AB2 - Output amplifiers and ALC (continued)</b>					
C62	Elec 4.7 $\mu$ F 20% 35V	26421-108A	} Matched pair	D15	44529-057F
C63	Elec 0.47 $\mu$ F 20% 50V	26421-104C		D16	28336-676J
C64	Cer 0.047 $\mu$ F 10% 50V	26343-560M		D17 to D21	28371-553P
C65	Elec 4.7 $\mu$ F 20% 35V	26421-108A		D22	28336-676J
C66	Cer 47pF 10% 500V	26343-771K	D23	28336-676J	
C67	Cer 220pF 10% 200V	26343-772A	D24	28336-676J	
C68	Cer 82pF 2% 63V	26343-476G	D25	28336-676J	
C69	Cer 82pF 2% 63V	26343-476G	D27	28383-997T	
C70	Plas 0.22 $\mu$ F 10% 100V	26582-226G	D28	28371-673Y	
C71	Cer 0.001 $\mu$ F 10% 63V	26383-585M	D29	28335-675R	
C72	Cer 82pF 2% 63V	26343-476G	IC1	28461-345B	
C73	Cer 82pF 2% 63V	26343-476G	IC2	28461-327F	
C74	Cer 82pF 2% 63V	26343-476G	IC3 $\Delta$	28469-364K	
C75	Cer 150pF 2% 63V	26343-479W	IC4	28461-327F	
C76	Elec 0.47 $\mu$ F 20% 50V	26421-104C	IC5	28461-901A	
C78	Cer 0.047 $\mu$ F 10% 50V	26343-560M	IC6 $\Delta$	28461-323Y	
C79	Cer 220pF 2% 63V	26343-481S	IC7 $\Delta$	28469-364K	
D1	1N4148	28336-676J	IC8 $\Delta$	28461-323Y	
D2	HP5082-3379	28383-997T	IC9 $\Delta$	28461-323Y	
D3 to D7	HP5082-3080	28383-999X	IC10 $\Delta$	28464-129K	
D8 to D14	1N4148	28336-676J	IC11 $\Delta$	28461-323Y	
			IC12 $\Delta$	28461-323Y	

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
31. <u>Unit AB2 - Output amplifiers and ALC</u> (continued)					
L1	Inductor 4.7 $\mu$ H 10%	23642-553J	R10	Met film 51 $\Omega$ 2% $\frac{1}{4}$ W	24773-242Z
L2	Inductor 2.2 $\mu$ H 10%	23642-551N	R11	Met film 16k $\Omega$ 2% $\frac{1}{4}$ W	24773-302X
L3	Inductor 12 $\mu$ H	44190-029X	R12	Met film 33k $\Omega$ 2% $\frac{1}{4}$ W	24773-309Z
L5	Inductor 6 $\mu$ H	23642-909X	R13	Met film 270 $\Omega$ 2% $\frac{1}{4}$ W	24773-259T
L6	Inductor 6 $\mu$ H	23642-909X	R14	Met film 2k $\Omega$ 2% $\frac{1}{4}$ W	24773-280U
L7	Inductor 120 $\mu$ H	23642-601T	R15	Met film 560 $\Omega$ 2% $\frac{1}{4}$ W	24773-267R
L8	Inductor 6 $\mu$ H	23642-909X	R16	Met film 300 $\Omega$ 2% $\frac{1}{4}$ W	24773-260W
L9	Inductor 1.5 $\mu$ H 10%	23642-909X	R17	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H
L10	Inductor 22 $\mu$ H 10%	23642-550Y	R18	Met film 56k $\Omega$ 2% $\frac{1}{4}$ W	24773-315U
L11	Inductor 6 $\mu$ H	23642-557S	R19	Met film 270 $\Omega$ 2% $\frac{1}{4}$ W	24773-259T
L12	Inductor 6 $\mu$ H	23642-909X	R20	Met film 270 $\Omega$ 2% $\frac{1}{4}$ W	24773-259T
L13	Inductor 6 $\mu$ H	23642-909X	R21	Met film 1M $\Omega$ 2% $\frac{1}{4}$ W	24773-346E
L15	Inductor 22 $\mu$ H 10%	23642-557S	R22	Met film 18k $\Omega$ 2% $\frac{1}{4}$ W	24773-303M
R1A	712-12 Teledyne	23486-118A	R23	Met film 24k $\Omega$ 2% $\frac{1}{4}$ W	24773-306B
R1	Met film 300k $\Omega$ 2% $\frac{1}{4}$ W	24773-332T	R24	Met film 390 $\Omega$ 2% $\frac{1}{4}$ W	24773-263P
R2	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	R25	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-249J
R3	Met film 2k $\Omega$ 2% $\frac{1}{4}$ W	24773-280U	R26	Met film 1.5k $\Omega$ 2% $\frac{1}{4}$ W	24773-277U
R4	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L	R27	Met film 510 $\Omega$ 2% $\frac{1}{4}$ W	24773-266C
R5	Met film 39 $\Omega$ 2% $\frac{1}{4}$ W	24773-239Z	R28	Met film 200 $\Omega$ 2% $\frac{1}{4}$ W	24773-256S
R6	Met film 10 $\Omega$ 2% $\frac{1}{4}$ W	24773-225W	R29	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H
R7	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H	R30	Met film 33 $\Omega$ 2% $\frac{1}{4}$ W	24773-237K
R8	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L	R31 +	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R9	Met film 100k $\Omega$ 2% $\frac{1}{4}$ W	24773-321L	R32 +	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
			R33	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A
			R34	Met film 2.2 $\Omega$ 2% $\frac{1}{4}$ W	24773-209E



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	31. Unit AB2 - Output amplifiers and ALC (continued)				
R35	Met film 2.2Ω 2% ¼W	24773-209E	R58	Carb 68Ω 5% 1/8W	24331-979F
R36	Met film 470Ω 2% ¼W	24773-265M	R59	Met film 2.2Ω 2% ¼W	24773-209E
R37	Met film 47Ω 2% ¼W	24773-241A	R60	Carb 150Ω 5% 1/8W	24331-990D
R38	Met film 15kΩ 2% ¼W	24773-301P	R61	Met film 3.9kΩ 2% ¼W	24773-287V
R39	Met film 18kΩ 2% ¼W	24773-303M	R62	Met film 1.5kΩ 2% ¼W	24773-277U
R40	Met film 130Ω 2% ¼W	24773-252J	R63	Met film 15kΩ 2% ¼W	24773-301P
R41	Met film 30kΩ 2% ¼W	24773-308A	R64	Carb 150Ω 5% 1/8W	24331-990D
R42	Met film 100kΩ 2% ¼W	24773-321L	R65	Carb 22Ω 5% 1/8W	24331-988T
R43	Met film 8.2kΩ 2% ¼W	24773-295P	R66	Met film 56Ω 2% ¼W	24773-243H
R44 +	Met film 12kΩ 2% ¼W	24773-299R	R67	Met film 10Ω 2% ¼W	24773-225W
R45	Carb 150Ω 5% 1/8W	24331-990D	R68	Chip 16Ω 5%	24681-043E
R46	Carb 22Ω 5% 1/8W	24331-988T	R70	Met film 1.2kΩ 2% ¼W	24773-275H
R47	Chip 16Ω 5%	24681-043E	R72	Met film 4.7Ω 2% ¼W	24773-217J
R48	Met film 10Ω 2% ¼W	24773-225W	R73 +	Carb 270Ω 5% 1/8W	24331-992P
R49	Met film 62Ω 2% ¼W	24773-244E	R74 +	Carb 16Ω 5% 1/8W	24331-987D
R50	Met film 10Ω 2% ¼W	24773-225W	R75 +	Carb 270Ω 5% 1/8W	24331-992P
R51	Met film 1.2kΩ 2% ¼W	24773-275H	R76	Met film 15Ω 2% ¼W	24773-229X
R52	Met film 1.2kΩ 2% ¼W	24773-275H	R77	Met film 39kΩ 2% ¼W	24773-311A
R53	Met film 330Ω 2% ¼W	24773-261D	R78	Met film 39kΩ 2% ¼W	24773-311A
R54	Met film 22Ω 2% ¼W	24773-233M	R79	Met film 4.7kΩ 2% ¼W	24773-289W
R55	Met film 1kΩ 2% ¼W	24773-273A	R81	Met film 1.5kΩ 2% ¼W	24773-277U
R56	Var cermet 1kΩ 10% ½W	25711-638G	R82	Carb 150Ω 5% 1/8W	24331-990D
R57	Met film 5.1kΩ 2% ¼W	24773-290V	R83	Carb 22Ω 5% 1/8W	24331-988T
			R84	Met film 39Ω 2% ¼W	24773-239Z
			R85	Met film 39Ω 2% ¼W	24773-239Z

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
31. <u>Unit AB2 - Output amplifiers and ALC.</u> (continued)					
R86	Chip 16Ω 5%	24681-043E	R111	Met film 47kΩ 2% $\frac{1}{4}$ W	24773-313H
R87	Carb 33Ω 5% 1/8W	24331-978J	R112	Met film 470kΩ 2% $\frac{1}{4}$ W	24773-337R
R88	Met film 820Ω 2% $\frac{1}{4}$ W	24773-271B	R113	Met film 1.3kΩ 2% $\frac{1}{4}$ W	24773-276E
R89	Carb 51Ω 5% 1/8W	24331-989P	R114	Met film 680Ω 2% $\frac{1}{4}$ W	24773-269K
R90	Met ox 20Ω 2% $\frac{1}{2}$ W	24573-032L	R115	Met film 1.5kΩ 2% $\frac{1}{4}$ W	24773-277U
R92	Carb 4.7Ω 5% 1/8W	24331-985S	R116	Met film 5.6kΩ 2% $\frac{1}{4}$ W	24773-291S
R93	Carb 4.7Ω 5% 1/8W	24331-985S	R117	Met ox 680Ω 2% $\frac{1}{2}$ W	24573-069S
R94	Met film 1.2kΩ 2% $\frac{1}{4}$ W	24773-275H	R118	Met film 2.2kΩ 2% $\frac{1}{4}$ W	24773-281Y
R95	Met film 3.6kΩ 2% $\frac{1}{4}$ W	24773-286G	R119	Met film 470kΩ 2% $\frac{1}{4}$ W	24773-337R
R96	Var cermet 10kΩ 10% $\frac{1}{2}$ W	25711-641G	R121	Met film 100kΩ 2% $\frac{1}{4}$ W	24773-321L
R97	Carb 100Ω 5% 1/8W	24331-997B	R122	Met film 2.2kΩ 2% $\frac{1}{4}$ W	24773-281Y
R98	Met film 4.7kΩ 2% $\frac{1}{4}$ W	24773-289W	R123	Met film 4.7kΩ 2% $\frac{1}{4}$ W	24773-289W
R99	Met film 470Ω 2% $\frac{1}{4}$ W	24773-265M	R124	Met film 4.7kΩ 2% $\frac{1}{4}$ W	24773-289W
R100	Var cermet 2kΩ 10% $\frac{1}{2}$ W	25711-639V	R125	Met film 1kΩ 2% $\frac{1}{4}$ W	24773-273A
R101	Carb 22Ω 5% 1/8W	24331-988T	R126	Met film 47kΩ 2% $\frac{1}{4}$ W	24773-313H
R102	Met film 1kΩ 2% $\frac{1}{4}$ W	24773-273A	R127	Met film 1MΩ 2% $\frac{1}{4}$ W	24773-346E
R103	Met ox 10Ω 2% $\frac{1}{2}$ W	24573-025E	R128	Met film 15kΩ 2% $\frac{1}{4}$ W	24773-301P
R104	Met film 4.3kΩ 2% $\frac{1}{4}$ W	24773-288S	R129	Met film 3.3kΩ 2% $\frac{1}{4}$ W	24773-285F
R105	Chip 16Ω 5%	24681-043E	R130	Met film 10kΩ 2% $\frac{1}{4}$ W	24773-297M
R106	Chip 16Ω 5%	24681-043E	R131	Met film 120Ω 2% $\frac{1}{4}$ W	24773-251L
R107	Met film 3.3kΩ 2% $\frac{1}{4}$ W	24773-285F	R132	Met film 15kΩ 2% $\frac{1}{4}$ W	24773-301P
R108	Non-inductive Met film 50 Ω 1% $\frac{1}{4}$ W	24762-558R	R133	Met film 150Ω 2% $\frac{1}{4}$ W	24773-253F
R109	Met film 2.2Ω 2% $\frac{1}{4}$ W	24773-209E	R134	Met film 390Ω 2% $\frac{1}{4}$ W	24773-263P
R110	Met film 470Ω 2% $\frac{1}{4}$ W	24773-265M	R135	Met film 5.6kΩ 2% $\frac{1}{4}$ W	24773-291S
			R136	Met film 39kΩ 2% $\frac{1}{4}$ W	24773-311A

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
31. Unit AB2 - Output amplifiers and ALC (continued)					
R137	Var cermet 10kΩ 10% ½W	25711-603L	R163	Met film 47kΩ 2% ¼W	24773-313H
R138	Met film 300kΩ 2% ¼W	24773-332T	R164	Met film 56kΩ 2% ¼W	24773-315U
R141	Met film 300kΩ 2% ¼W	24773-332T	R165	Met film 47kΩ 2% ¼W	24773-313H
R142	Met film 20kΩ 2% ¼W	24773-304C	R166	Met film 56kΩ 2% ¼W	24773-315U
R143	Met film 82kΩ 2% ¼W	24773-319J	R167	Met film 56kΩ 2% ¼W	24773-315U
R144	Met film 150kΩ 2% ¼W	24773-325V	R168	Met film 180kΩ 2% ¼W	24773-327W
R145	Met film 27kΩ 2% ¼W	24773-307K	R169	Met film 100kΩ 2% ¼W	24773-321L
R146	Met film 3.3kΩ 2% ¼W	24773-285F	R170	Met film 10kΩ 2% ¼W	24773-297M
R147	Met film 10kΩ 2% ¼W	24773-297M	R171	Met film 27kΩ 2% ¼W	24773-307K
R148	Met film 10kΩ 2% ¼W	24773-297M	R172	Met film 4.7kΩ 2% ¼W	24773-289W
R149	Met film 10kΩ 2% ¼W	24773-297M	R173	Met film 150kΩ 2% ¼W	24773-325V
R150	Met film 10kΩ 2% ¼W	24773-297M	R174	Met film 10kΩ 2% ¼W	24773-297M
R151	Var cermet 100kΩ 10% ½W	24773-297M	R175	Met film 470kΩ 2% ¼W	24773-337R
R152	Met film 130kΩ 2% ¼W	25711-644W	R176	Met film 47kΩ 2% ¼W	24773-313H
R153	Var cermet 10kΩ 10% ½W	24773-324G	R177	Met film 470kΩ 2% ¼W	24773-337R
R154	Met film 100kΩ 2% ¼W	25711-641G	R178	Met film 470kΩ 2% ¼W	24773-337R
R155	Met film 47kΩ 2% ¼W	24773-321L	R179	Met film 47kΩ 2% ¼W	24773-313H
R156	Met film 10kΩ 2% ¼W	24773-313H	R180	Met film 10kΩ 2% ¼W	24773-297M
R157	Met film 100kΩ 2% ¼W	24773-297M	R181	Met film 1MΩ 2% ¼W	24773-346E
R158	Met film 130kΩ 2% ¼W	24773-321L	R182	Met film 1MΩ 2% ¼W	24773-346E
R159	Var cermet 100kΩ 10% ½W	24773-324G	R183	Met film 1MΩ 2% ¼W	24773-346E
R160	Carb film 1.8MΩ 10% 1/8W	25711-644W	R184	Met film 560kΩ 2% ¼W	24773-340R
R161	Met film 220kΩ 2% ¼W	24321-876L	R185	Met film 120kΩ 2% ¼W	24773-323F
R162	Met film 220kΩ 2% ¼W	24773-329T	R186	Met film 33kΩ 2% ¼W	24773-309Z
		24773-329T	R187	Met film 100kΩ 2% ¼W	24773-321L

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	31. Unit AB2 - Output amplifiers and ALC (continued)				
R188	Met film 100kΩ 2% 1/4W	24773-321L	R211	Met film 56kΩ 2% 1/4W	24773-315U
R189	Met film 82kΩ 2% 1/4W	24773-319J	R212	Met film 56kΩ 2% 1/4W	24773-315U
R190	Met film 68kΩ 2% 1/4W	24773-317N	R213	Var cermet 100kΩ 10% 1/2W	25711-644W
R191	Met film 2.2kΩ 2% 1/4W	24773-281Y	R214	Met film 33kΩ 2% 1/4W	24773-309Z
R192	Met film 3.3kΩ 2% 1/4W	24773-285F	R215	Met film 56kΩ 2% 1/4W	24773-315U
R193	Met film 150kΩ 2% 1/4W	24773-325V	R216	Met film 47kΩ 2% 1/4W	24773-313H
R194	Met film 150kΩ 2% 1/4W	24773-325V	R217	Met film 22kΩ 2% 1/4W	24773-305R
R195	Met film 150kΩ 2% 1/4W	24773-325V	R218	Met film 1kΩ 2% 1/4W	24773-273A
R196	Met film 150kΩ 2% 1/4W	24773-325V	R219	Met film 33Ω 2% 1/4W	24773-237K
R197	Met film 150kΩ 2% 1/4W	24773-325V	R220	Met film 12Ω 2% 1/4W	24773-227T
R198	Met film 150kΩ 2% 1/4W	24773-325V	R221	Carb 1kΩ 5% 1/8W	24331-967A
R199	Met film 150kΩ 2% 1/4W	24773-325V	R222	Met film 10kΩ 2% 1/4W	24773-297M
R200	Met film 75kΩ 2% 1/4W	24773-318L	R223	Carb 100Ω 5% 1/8W	28371-753S
R201	Met film 75kΩ 2% 1/4W	24773-318L	R224	Met film 4.7kΩ 2% 1/4W	24773-289W
R202	Met film 75kΩ 2% 1/4W	24773-318L	SKCP	Right angled PWB receptacle	23444-388B
R203	Met film 75kΩ 2% 1/4W	24773-318L	SKCY	Right angled PWB receptacle	23444-388B
R204	Met film 75kΩ 2% 1/4W	24773-318L	TR1	Dual FET J412	28459-033Y
R205	Met film 75kΩ 2% 1/4W	24773-318L	TR2	BCY 71	28435-235L
R206	Met film 150kΩ 2% 1/4W	24773-325V	TR3	BC239C	28452-771P
R207	Met film 2kΩ 2% 1/4W	24773-280U	TR4	BC252B	28433-455R
R208	Met film 47kΩ 2% 1/4W	24773-313H	TR5	BC239C	28452-771P
R209	Met film 56kΩ 2% 1/4W	24773-315U	TR6	BC239C	28452-771P
R210	Met film 68kΩ 2% 1/4W	24773-317N	TR7	BCY 71	28435-235L
			TR8	2N2219	28453-847F
			TR9	2N2219	28453-847F
			TR10	BD 135	28455-438J



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
31. <u>Unit AB2 - Output amplifiers and ALC</u> (continued)					
TR11	BD 135	28455-438J	TR38	BC 252B	28433-455R
TR12	BD 136	28435-238G	TR39	BC 252B	28433-455R
TR13	BC 239C	28452-771P	TR40	BC 239C	28452-771P
TR14	BCY 71	28435-235L	TR41	BC 239C	28452-771P
TR15	BFR 96	28452-171Y	TR42	BC 252B	28433-455R
TR16	BCY 71	28435-235L	TR43	BC 252B	28433-455R
TR18	BFR 96	28452-171Y	TR44	BC 239C	28452-771P
TR19	BC252B	28433-455R	TR45	BC 239C	28452-771P
TR21	BCY 71	28435-235L	TR46	BC 239C	28452-771P
TR22	BFR 96	28452-171Y	TR47	BC 239C	28452-771P
TR23	 BFQ34	28452-247V	TR48	BC 252B	28433-455R
TR24	BCY 71	28435-235L	TR49	BC 239C	28452-771P
TR25	BCY 71	28435-235L	TR50	BC 239C	28452-771P
TR26	 BLW 32	28453-843Y	32. <u>Unit AB3 - Connector board</u>		
TR27	BC 107	28455-437L	Complete board		
TR28	BC 239C	28452-771P	33. <u>Unit AS1 - Master oscillator</u>		
TR29	MJE 711	28435-870M	Complete assy.		
TR30	BC 239C	28452-771P	Capacitor board (AS1C)		
TR31	2N2905	28434-879X	Filter box assy.		
TR32	BDX 37	28456-775D	Gear box assy. (AS1A, for details see Chap. 7 Fig. 23)		
TR33	BDX 37	28456-775D	41319-022R		
TR34	BC 252B	28433-455R	26373-733K		
TR37	BC 252B	28433-455R	C1 $\emptyset$ Cer 0.001 $\mu$ F -20+80% 300V		

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	33. <u>Unit AS1 - Master oscillator (continued)</u>				
C2 Ø	Cer 0.001µF -20+80% 300V	26373-733K	L9	Inductance	35902-682E
C3 Ø	Cer 0.001µF -20+80% 300V	26373-733K	L12	Choke	34900-664C
C6 Ø	Cer 0.001µF -20+80% 300V	26373-733K	L13	Choke	34900-664C
C7 Ø	Cer 0.001µF -20+80% 300V	26373-733K	L14	Choke 2.2µH	23642-551N
C8 Ø	Cer 0.001µF -20+80% 300V	26373-733K	L15	Choke 2.2µH	23642-551N
C10	Nose cone	34900-553W	L16	Inductor 6µH	44290-619Y
C11	Tuning cone (part of L8)	33990-805K	L17	Choke 2.2µH	23642-551N
C12	Oscillator tube	33900-804B	L18	Choke 2.2µH	23642-551N
C13 Ø	Cer 500pF 25% 500V	26373-609F	L19	Choke 2.2µH	23642-551N
C14 Ø	Cer 56pF 20% 500V	26373-855W	L20	Choke 2.2µH	23642-551N
C15 Ø	Cer 0.001µF -20+80% 300V	26373-733K	PLEA	Con. assy. (PLEA-SKEAa2)	43129-514V
C16 Ø	Cer 0.001µF -20+80% 300V	26373-733K	R2	Carb 22Ω 5% 1/8W	23331-988T
C17 Ø	Cer 0.001µF -20+80% 300V	26373-733K	R3	Carb 22Ω 5% 1/8W	24331-988T
C18 Ø	Cer 0.001µF -20+80% 300V	26373-733K	R4	Met film 47Ω 2% ¼W	24773-241A
to			SKCM	Right angled bulkhead jack	23444-369J
C22 Ø	Cer 10pF ±1pF 300V	26333-228E	SKEAa2	Con. assy. (SKEAa2-PLEA)	43129-514V
D1	1N5145 variable capacitor	28381-525B	TR1	MRF901	28452-102E
L1	Choke 2.2µH	23642-551N	X2	Ferrite bead	41372-006T
L2	Choke 2.2µH	23642-551N	34.	<u>Unit AS1B - Connector board</u>	44828-361T
L3	Inductor 6µH	23642-909X		Complete board	
L5	Choke 2.2µH	23642-551N	35.	<u>Unit AS2 - Latches</u>	
L6	Choke 2.2µH	23642-551N		Complete board	44828-705T
L8	Tuning cone (part of C11)	33900-805K	C1	Cer 0.01µF -20+100% 40V	26387-253M
			to		
			C14		

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
35. <u>Unit AS2 - Latches (continued)</u>					
C15	Elec 0.47 $\mu$ F 20% 50V	26421-104C	IC5	74LS377	28462-619J
C16	Elec 4.7 $\mu$ F 20% 35V	26421-108A	to IC10		
C19			IC11 74LS154		
C20	Cer 100pF 2% 63V	26343-477V	IC12 74LS377	28465-031G	
C21	Elec 4.7 $\mu$ F 20% 35V	26421-108A	IC13 74LS377	28462-619J	
C22	Elec 4.7 $\mu$ F 20% 35V	26421-108A	IC14 74LS02	28466-214Y	
C23	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	IC15	74LS02	28466-214Y
C24	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	to IC17		
C25	Cer 0.022 $\mu$ F 20% 18V	26383-007R	$\mu$ A741C		
C26	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	IC18 $\mu$ A723C	28461-304T	
C27	Elec 100 $\mu$ F -20+100% 25V	26415-813U	IC19 74LS04	28461-706F	
C28	Cer 0.022 $\mu$ F 20% 18V	26383-007R	IC20 74LS10	28469-171L	
C29	Elec 0.47 $\mu$ F 20% 50V	26421-104C	IC21 $\mu$ A741C	28466-351Y	
D1	BZY88C13	28372-213U	PLBS	28461-304T	
D2	1N4148	28336-676J	RLA Reed IC0, 12V	23435-120L	
D3	1N4148	28336-676J	RLB Reed IC0, 12V	23486-427A	
D4	1N4004	28357-028K		23486-427A	
IC1	$\Delta$ 40373	28462-413N	R1 Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M	
IC2	$\Delta$ 40373	28462-413N	R2 Met film 220 $\Omega$ 2% $\frac{1}{4}$ W	24773-257W	
IC3	74LS373	28462-410E	R3 Met film 220 $\Omega$ 2% $\frac{1}{4}$ W	24773-257W	
IC4	74LS373	28462-410E	R4	24681-613P	
			to		
			R6 Resistor network 47k $\Omega$		

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
35. Unit AS2 - Latches (continued)					
R7	Met film 4.7kΩ 2% $\frac{1}{4}$ W	24773-289W	R29	Met film 10kΩ 2% $\frac{1}{4}$ W	24773-297M
R8	Met film 6.2kΩ 2% $\frac{1}{4}$ W	24773-292W	to		
R9	Var cermet 1kΩ 10% $\frac{1}{2}$ W	25711-638G	R31		
R10	Met film 3.3kΩ 2% $\frac{1}{4}$ W	24773-285F	R32		Met film 2kΩ 2% $\frac{1}{4}$ W
R11	Met film 470kΩ 2% $\frac{1}{4}$ W	24773-337R	R33	Met film 22kΩ 2% $\frac{1}{4}$ W	24773-305R
R12	Met film 33Ω 2% $\frac{1}{4}$ W	24773-237K	R34	Met film 360Ω 2% $\frac{1}{4}$ W	24773-262T
R13	Met film 10kΩ 2% $\frac{1}{4}$ W	24773-297M	R35	Met film 3.9kΩ 2% $\frac{1}{4}$ W	24773-287V
to					
R15	Met film 8.2kΩ 2% $\frac{1}{4}$ W	24773-295P	R36+	Met film 470Ω 2% $\frac{1}{4}$ W	24773-265M
R16 +	Met film 3.9kΩ 2% $\frac{1}{4}$ W	24773-287V	R37	Met film 3.3kΩ 2% $\frac{1}{4}$ W	24773-285F
R17 +	Met film 1MΩ 2% $\frac{1}{4}$ W	24773-346E	R38	Met film 3.3kΩ 2% $\frac{1}{4}$ W	24773-285F
R18 +	Met film 5.6kΩ 2% $\frac{1}{4}$ W	24773-291S	R39	Met film 47kΩ 2% $\frac{1}{4}$ W	24773-313H
R19 +	Met film 1.5kΩ 2% $\frac{1}{4}$ W	24773-277U	R40	Var cermet 10kΩ 10% $\frac{1}{2}$ W	25711-641G
R20	Met film 10Ω 2% $\frac{1}{4}$ W	24773-225W	R41	Met film 47kΩ 2% $\frac{1}{4}$ W	24773-313H
R21	Met film 2.4kΩ 2% $\frac{1}{4}$ W	24773-282N	R42	Met film 120kΩ 2% $\frac{1}{4}$ W	24773-323F
R22	Met film 3.6kΩ 2% $\frac{1}{4}$ W	24773-286G	R43	Met film 100Ω 2% $\frac{1}{4}$ W	24773-249J
R23	Var cermet 100Ω 10% $\frac{1}{2}$ W	25711-635L	R44	Met film 120kΩ 2% $\frac{1}{4}$ W	24773-323F
R24	Met film 390Ω 2% $\frac{1}{4}$ W	24773-263P	R45	Met ox 15Ω 2% $\frac{1}{2}$ W	24573-029L
R25	Met film 10Ω 2% $\frac{1}{4}$ W	24773-225W	R46	Met film 1kΩ 2% $\frac{1}{4}$ W	24773-273A
R26	Met film 22kΩ 2% $\frac{1}{4}$ W	24773-305R	R47	Met film 3.3Ω 2% $\frac{1}{4}$ W	24773-213U
R27	Met film 68kΩ 2% $\frac{1}{4}$ W	24773-317N	R48 +	Met film 120Ω 2% $\frac{1}{4}$ W	24773-251L
R28			R49	Resistor network 47kΩ	24681-613P

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<b>35. Unit AS2 - Latches (continued)</b>					
SKBB		23435-145E	C3	Cer 22pF 5% 63V	26343-469N
SKBC		23435-145E	C4	Cer 0.01μF -20+100% 40V	26387-253M
SKBD		23435-145E	C5	Cer 0.01μF -20+100% 40V	26387-253M
			C7	Elec 100μF-20+100% 25V	26415-813U
			C9	Elec 22μF 20% 25V	26421-114E
TR1	ZTX108BL	28452-781A			
TR2	BC308	28433-455R			
TR3	ZTX 109CL	28452-771P	C11	Elec 10μF 20% 35V	26421-112Z
TR4	J310	28459-028E	C12	Cer 0.01μF -20+100% 40V	26387-253M
TR5	ZTX 109CL	28452-771P	C13	Cer 0.01μF -20+100% 40V	26387-253M
			C15	Cer 0.01μF -20+100% 40V	26387-253M
TR6	BCY72	28433-487R	C16	Cer 0.01μF -20+100% 40V	26387-253M
TR7					
to	ZTX 109CL				
TR10		28452-771P	C17	Cer 22pF 5% 63V	26343-469N
TR11	BFY51	28455-827T	C18	Cer 0.01μF -20+100% 40V	26387-253M
TR12	ZTX 109CL	28452-771P	C19	Elec 4.7μF 20% 35V	26421-108A
			C21	Plas 0.15μF 2% 63V	26582-405D
			C22	Elec 4.7μF 20% 35V	26421-108A
<b>36. Unit AS3 - Modulation leveller</b>					
	Complete board	44828-344U	C23	Cer 0.01μF -20+100% 40V	26387-253M
C1	Cer 0.01μF -20+100% 40V	26387-253M			
C2	Cer 0.01μF -20+100% 40V	26387-253M			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
36. <u>Unit AS3 - Modulation leveller</u> (continued)					
C24	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	R3	Var cermet 100k $\Omega$ 10% $\frac{1}{2}$ W	25711-613D
C25	Cer 120pF 2% 63V	26343-478S	R4	Var cermet 10k $\Omega$ 10% $\frac{1}{2}$ W	25711-603L
C26	Plas 0.47 $\mu$ F 10% 63V	26582-410P	R5	Var cermet 1k $\Omega$ 10% $\frac{1}{2}$ W	25711-602N
			R6	Var cermet 100k $\Omega$ 10% $\frac{1}{2}$ W	25711-613D
			R7	Var cermet 20k $\Omega$ 10% $\frac{1}{2}$ W	25711-611S
D1			R8	Var cermet 5k $\Omega$ 10% $\frac{1}{2}$ W	25711-610V
to			R9	Var cermet 100 $\Omega$ 10% $\frac{1}{2}$ W	25711-608S
D8	1N4148	28336-676J	R10	Var cermet 2k $\Omega$ 10% $\frac{1}{2}$ W	25711-609W
D9	Z5B 5.1	28371-403N	R12	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
D10	1N4148	28336-676J	R13	Met film 5.1k $\Omega$ 2% $\frac{1}{4}$ W	24773-290V
D11	1N4148	28336-676J	R14	Met film 22k $\Omega$ 2% $\frac{1}{4}$ W	24773-305R
D12	1N4148	28336-676J	R15	Met film 2.0k $\Omega$ 2% $\frac{1}{4}$ W	24773-280U
D13	Z5B 4.7	28371-373V	R16	Met film 9.1k $\Omega$ 2% $\frac{1}{4}$ W	24773-296X
IC1	NE5534AH	28461-329V	R17	Met film 9.1k $\Omega$ 2% $\frac{1}{4}$ W	24773-296X
IC2	NE538	28461-344R	R18	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
IC3	N5556V	28461-311C	R19	Met film 360k $\Omega$ 2% $\frac{1}{4}$ W	24773-334X
IC4	$\mu$ A741C	28461-304T	R20	Met film 36k $\Omega$ 2% $\frac{1}{4}$ W	24773-310K
IC6	NE5534AH	28461-329V	R21	Brimister	25683-644G
IC7	NE535	28461-343C	R22	Met film 27k $\Omega$ 2% $\frac{1}{4}$ W	24773-307K
IC8	$\mu$ A741C	28461-304T	R23	Met film 22k $\Omega$ 2% $\frac{1}{4}$ W	24773-305R
IC9	DAC-08CQ	28469-395B	R24	Met film 15k $\Omega$ 2% $\frac{1}{4}$ W	24773-301P
IC10	$\mu$ A741C	28461-304T	R25	Met film 270k $\Omega$ 2% $\frac{1}{4}$ W	24773-331D
R1	Var cermet 5k $\Omega$ 10% $\frac{1}{2}$ W	25711-610V	R26	Met film 4.3k $\Omega$ 2% $\frac{1}{4}$ W	24773-288S
R2	Var cermet 5k $\Omega$ 10% $\frac{1}{2}$ W	25711-610V	R27	Met film 5.1k $\Omega$ 2% $\frac{1}{4}$ W	24773-290V
			R28	Met film 2.0k $\Omega$ 2% $\frac{1}{4}$ W	24773-280U



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
37.	Unit AS4 - AM and attenuation control (continued)				
D3	LED (Red) TIL 220	28624-104W	R17	Met film 27k $\Omega$ 2% $\frac{1}{4}$ W	24773-307K
IC1	DAC-20CQ	28469-394R	R18	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A
IC2	DAC-20CQ	28469-394R	R19	Met film 470k $\Omega$ 2% $\frac{1}{4}$ W	24773-337R
IC3	$\mu$ A 741C	28461-304T	R20	Carb 1M $\Omega$ 5% 1/8W	24311-945Y
RLA	Reed relay RS12V	23486-427A	R21	Met film 27k $\Omega$ 2% $\frac{1}{4}$ W	24773-307K
R1	Met film 3.9k $\Omega$ 2% $\frac{1}{4}$ W	24773-287V	R22	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H
R2	Met film 2.4k $\Omega$ 2% $\frac{1}{4}$ W	24773-282N	R23	Met film 330 $\Omega$ 2% $\frac{1}{4}$ W	24773-261D
R3	Met film 5.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-291S	R24	Met film 270 $\Omega$ 2% $\frac{1}{4}$ W	24773-259T
R4	Met film 5.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-291S	R25	Var cermet 1k $\Omega$ 10% $\frac{1}{2}$ W	25711-602N
R5	Met film 5.6k $\Omega$ 2% $\frac{1}{4}$ W	24773-291S	R26	Met film 620 $\Omega$ 2% $\frac{1}{4}$ W	24773-268B
R6	Met film 2.4k $\Omega$ 2% $\frac{1}{4}$ W	24773-282N	R27	Met film 100 $\Omega$ 2% $\frac{1}{4}$ W	24773-249J
R7	Met film 2.4k $\Omega$ 2% $\frac{1}{4}$ W	24773-282N	SKDT	Con. coaxial 50 $\Omega$	23444-334Y
R8	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M	TR1	BC 239C	28452-771P
R9	Met film 27k $\Omega$ 2% $\frac{1}{4}$ W	24773-307K	TR2	BC 239C	28452-771P
R10	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	TR3	BFY 51	28455-827T
R11	Met film 27k $\Omega$ 2% $\frac{1}{4}$ W	24773-307K	TR4	BC 239C	28452-771P
R12	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	TR5	BFY 51	28455-827T
R13	Met film 27k $\Omega$ 2% $\frac{1}{4}$ W	24773-307K	TR6	BC 239C	28452-771P
R14	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	TR7	BFY 51	28455-827T
R15	Met film 27k $\Omega$ 2% $\frac{1}{4}$ W	24773-307K	TR8	BC 239C	28452-771P
			TR9	BFY 51	28455-827T
			TR10	BC 239C	28452-771P
R16	Met film 1k $\Omega$ 2% $\frac{1}{4}$ W	24773-273A	TR11	BFY 51	28455-827T



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
37. Unit AS4 - AM and attenuation control (continued)					
TR12	BC 239C	28452-771P	C17	Elec 0.47 $\mu$ F 20% 50V	26421-104C.
TR13	BC 239C	28452-771P	C18	Cer 39pF 5% 63V	26343-472N
TR14	BC 239C	28452-771P	C19	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
TR15	BC 239C	28452-771P	C20	Elec 4.7 $\mu$ F 20% 35V	26421-108A
			C21	Elec 4.7 $\mu$ F 20% 35V	26421-108A
38. Unit AS5 - FM control					
Complete board					
C1	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C22	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
C2	Elec 4.7 $\mu$ F 20% 35V	26421-108A	C23	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
C3	Cer 10pF $\pm$ 0.5pF 63V	26343-465H	C24	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
C4	Cer 10pF $\pm$ 0.5pF 63V	26343-465H	C25	Cer 5.6pF $\pm$ 0.5pF 63V	26343-462K
C5	Cer 10pF $\pm$ 0.5pF 63V	26343-465H	C26	Cer 68pF 2% 63V	26343-475F
C6	Plas 0.1 $\mu$ F 10% 100V	26582-211B	C27	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
C7	Cer 68pF 2% 63V	26343-475F	C28	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
C8	Cer 68pF 2% 63V	26343-475F	C29	Cer 100pF 2% 63V	26343-477V
C9	Cer 5.6pF $\pm$ 0.5pF 63V	26343-462K	C30	Plas 0.22 $\mu$ F 10% 100V	26582-226G
C10	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	C31	Plas 0.22 $\mu$ F 10% 100V	26582-226G
C11	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	C32	Elec 4.7 $\mu$ F 20% 35V	26421-108A
C12	Cer 5.6pF $\pm$ 0.5pF 63V	26343-462K	C33	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
C13	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	C34	Plas 0.33 $\mu$ F 10% 100V	26582-253Y
C14	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M	C35	Cer 22pF 5% 63V	26343-469N
C15	Cer 100pF 2% 63V	26343-477V	C36	Cer 15pF 5% 63V	26343-467U
C16	Elec 0.47 $\mu$ F 20% 50V	26421-104C	C37	Cer 5.6pF $\pm$ 0.5pF 63V	26343-462K
			C38	Cer 0.01 $\mu$ F -20+100% 40V	26387-253M
			C39	Cer 100pF 2% 63V	26343-477V
			C40	Plas 0.33 $\mu$ F 10% 100V	26582-253Y
			C41	Elec 100 $\mu$ F -20+100% 25V	26415-813U

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.	
38.	Unit AS5 - FM control (continued)					
C42	Cer 6.8pF $\pm 0.5\text{pF}$ 63V	26343-463A	D9	1N4148	28336-676J	
C43	Cer 22pF 5% 63V	26343-469N	to D23			
C44	Plas 0.22 $\mu\text{F}$ 10% 100V	26582-226G	D24		Z5B 10	28371-843E
C45	Cer 0.01 $\mu\text{F}$ -20+100% 40V	26387-253M	D25		Z5B 10	28371-843E
C46	Elec 4.7 $\mu\text{F}$ -20+100% 63V	26415-801M	IC1		NE5534AH	28461-329V
C47	Elec 4.7 $\mu\text{F}$ 20% 35V	26421-108A	IC2	NE5534AH	28461-329V	
C48	Elec 100 $\mu\text{F}$ -20+50% 100V	26415-816L	IC3			
C49	Cer 220pF 2% 63V	26343-481S	IC4	DAC08CQ	28469-395B	
C50	Cer 15pF 5% 63V	26343-467U	IC5	DAC08CQ	28469-395B	
C51	Cer 22pF 5% 63V	26343-469N	IC6	NE 535	28461-343C	
C52	Elec 4.7 $\mu\text{F}$ 20% 35V	26421-108A	IC7	NE5534AH	28461-329V	
C53	Elec 4.7 $\mu\text{F}$ 20% 35V	26421-108A	to IC11			
C54	Cer 100pF 2% 63V	26343-477V				
C55	Plas 0.47 $\mu\text{F}$ 10% 100V	26582-215H	L1	Choke 10 $\mu\text{H}$ 10%	23642-555G	
C56	Cer 10pF $\pm 0.5\text{pF}$ 63V	26343-465H	RLA	RS 12V	23486-427A	
C57	Elec 47 $\mu\text{F}$ -20+100% 40V	26415-810Z	RLB	RS 12V	23486-427A	
C58	Cer 100pF 2% 63V	26343-477V	RLC	RS 12V	23486-427A	
C59	Cer 22pF 5% 63V	26343-469N	RLD	RS 12V	23486-427A	
D1	1N4148	28336-676J	RLE	FS2-2A-112	23486-508J	
to D6			RLF	FS2-2A-112	23486-508J	
D7			R1	Var cermet 5k $\Omega$ 10% $\frac{1}{2}$ W	25711-610V	
D8	Z5B 20	28372-786A	R2	Var cermet 5k $\Omega$ 10% $\frac{1}{2}$ W	25711-610V	
	Z5B 18	28372-583Z				

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	38. <u>Unit AS5 - FM control</u> (continued)				
R3 to R11	Var cermet 10kΩ 10% 1/2W	25711-603L	R38	Met film 2.96kΩ 1% 1/4W	24761-988A
R12	Var cermet 2kΩ 10% 1/2W	25711-609W	R39	Met film 5.96kΩ 1% 1/4W	24761-990K
R13	Var cermet 2kΩ 10% 1/2W	25711-601Y	R40	Met film 12kΩ 1% 1/4W	24761-806W
R14	Var cermet 200Ω 10% 1/2W		R41	Met film 2kΩ 2% 1/4W	24773-280U
			R42	Met film 1kΩ 2% 1/4W	24773-273A
R15	Var cermet 500Ω 10% 1/2W	25711-604J	R43	Met film 510Ω 2% 1/4W	24773-266C
R16	Var cermet 200Ω 10% 1/2W	25711-601Y	R44	Met film 510Ω 2% 1/4W	24773-266C
R17	Var cermet 1MΩ 10% 1/2W	25711-616X	R45	Met film 82kΩ 2% 1/4W	24773-319J
R18	Var cermet 2kΩ 10% 1/2W	25711-609W	R46	Met film 130kΩ 2% 1/4W	24773-324G
R19	Var cermet 2kΩ 10% 1/2W	25711-609W	R47	Met film 110kΩ 2% 1/4W	24773-322J
R20	Var cermet 5kΩ 10% 1/2W	25711-610V	R48	Met film 110kΩ 2% 1/4W	24773-322J
R21	Met film 390kΩ 2% 1/4W	24773-335M	R49	Met film 1kΩ 2% 1/4W	24773-273A
R22	Met film 750Ω 2% 1/4W	24773-270R	R50	Carb 1MΩ 5% 1/8W	24311-945Y
R23 to R31	Met film 10kΩ 2% 1/4W	24773-297M	R51	Carb 1MΩ 5% 1/8W	24311-945Y
			R52	Met film 10kΩ 2% 1/4W	24773-297M
R32	Met film 12kΩ 2% 1/4W	24773-299R	R53	Met film 10kΩ 2% 1/4W	24773-297M
R33	Met film 12kΩ 2% 1/4W	24773-299R	R54	Met film 100Ω 2% 1/4W	24773-249J
R34	Met film 12kΩ 2% 1/4W	24773-299R	R55	Met film 5.1kΩ 2% 1/4W	24773-290V
R35	Carb 10MΩ 5% 1/8W	24321-885W	R56	Met film 3kΩ 1% 1/4W	24761-871V
R36	Carb 10MΩ 5% 1/8W	24321-885W	R57	Met film 10kΩ 1% 1/4W	24761-825E
R37	Carb 10MΩ 5% 1/8W	24321-885W	R58	Met film 2.4kΩ 2% 1/4W	24773-282N
			R59	Met film 10kΩ 1% 1/4W	24761-825E
			R60	Met film 10kΩ 2% 1/4W	24773-297M
			R61	Met film 12kΩ 1% 1/4W	24761-806W
			R62	Met film 3kΩ 1% 1/4W	24761-871V

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	38. Unit AS5 - FM control (continued)				
R63	Met film 3kΩ 1% $\frac{1}{4}$ W	24761-871V	R86	Met film 3.3kΩ 2% $\frac{1}{4}$ W	24773-285F
R64	Met film 5.1kΩ 2% $\frac{1}{4}$ W	24773-290V	R87	Met film 22kΩ 2% $\frac{1}{4}$ W	24773-305R
R65	Met film 5.1kΩ 2% $\frac{1}{4}$ W	24773-290V	R88	Met film 68kΩ 2% $\frac{1}{4}$ W	24773-317N
R66	Met film 5.1kΩ 2% $\frac{1}{4}$ W	24773-290V	R89	Met film 3.9kΩ 2% $\frac{1}{4}$ W	24773-287V
R67	Met film 1kΩ 1% $\frac{1}{4}$ W	24761-844P	R90	Met film 2kΩ 2% $\frac{1}{4}$ W	24773-280U
R68	Met film 3.16kΩ 1% $\frac{1}{4}$ W		R91	Met film 68kΩ 2% $\frac{1}{4}$ W	24773-317N
R69	Met film 10kΩ 1% $\frac{1}{4}$ W	24761-989Z	R92	Met film 390Ω 2% $\frac{1}{4}$ W	24773-263P
R70	Met film 31.6kΩ 1% $\frac{1}{4}$ W	24761-825E	R93	Met film 51Ω 2% $\frac{1}{4}$ W	24773-242Z
R71	Met film 16kΩ 2% $\frac{1}{4}$ W	24761-991A	R94	Met film 51Ω 2% $\frac{1}{4}$ W	24773-242Z
R72	Met film 680Ω 2% $\frac{1}{4}$ W	24773-302X	R95	Met film 100Ω 2% $\frac{1}{4}$ W	24773-249J
R73	Met film 12kΩ 2% $\frac{1}{4}$ W	24773-269K	R96	Met film 220Ω 2% $\frac{1}{4}$ W	24773-257W
R74	Met film 100Ω 2% $\frac{1}{4}$ W		R97	Met film 3.3kΩ 2% $\frac{1}{4}$ W	24773-285F
R75	Met film 2kΩ 2% $\frac{1}{4}$ W	24773-299R	R98	Met film 620Ω 2% $\frac{1}{4}$ W	24773-268B
R76	Met film 13kΩ 2% $\frac{1}{4}$ W	24773-249J	R99	Met film 3.6kΩ 2% $\frac{1}{4}$ W	24773-286G
R77	Met film 2kΩ 2% $\frac{1}{4}$ W	24773-280U	R100	Met film 680Ω 2% $\frac{1}{4}$ W	24773-269K
R78	Met film 1.3kΩ 2% $\frac{1}{4}$ W	24773-300T	R101	Met film 2.7kΩ 2% $\frac{1}{4}$ W	24773-283L
R79	Met film 4.3kΩ 2% $\frac{1}{4}$ W	24773-280U	R102	Met film 680Ω 2% $\frac{1}{4}$ W	24773-269K
R80	Met film 1kΩ 2% $\frac{1}{4}$ W	24773-276E	R103	Met film 30kΩ 2% $\frac{1}{4}$ W	24773-308A
R81	Met film 12kΩ 2% $\frac{1}{4}$ W	24773-288S	R104	Met film 11kΩ 2% $\frac{1}{4}$ W	24773-298C
R82	Met film 100Ω 2% $\frac{1}{4}$ W	24773-273A	R105	Met film 4.7kΩ 2% $\frac{1}{4}$ W	24773-289W
R83	Met film 100kΩ 2% $\frac{1}{4}$ W	24773-299R	R106	Met film 20kΩ 2% $\frac{1}{4}$ W	24773-304C
R84	Met film 510Ω 2% $\frac{1}{4}$ W	24773-249J	R107	Met film 6.2kΩ 2% $\frac{1}{4}$ W	24773-292W
R85	Met film 510Ω 2% $\frac{1}{4}$ W	24773-321L	R108	Met film 1.5kΩ 2% $\frac{1}{4}$ W	24773-277U
		24773-266C	to		
		24773-266C	R116		

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	38. <u>Unit AS5 - FM control (continued)</u>				
R117	Met film 4.7kΩ 2% ¼W	24773-289W	R140	Met film 100kΩ 2% ¼W	24773-321L
R118	Met film 2kΩ 2% ¼W	24773-280U	R141	Met film 16kΩ 2% ¼W	24773-302X
R119	Met film 2kΩ 2% ¼W	24773-280U	R142	Met film 100Ω 2% ¼W	24773-249J
R120	Met film 4.7kΩ 2% ¼W	24773-289W	R143	Met film 39kΩ 2% ¼W	24773-311A
R121	Met film 4.7kΩ 2% ¼W	24773-289W	R144	Met film 5.1kΩ 2% ¼W	24773-290V
R122	Met film 4.7kΩ 2% ¼W	24773-289W	R145	Met film 20kΩ 2% ¼W	24773-304C
R123	Met film 1kΩ 2% ¼W	24773-273A	SKBN	Con. coaxial	23444-334Y
R124	Met film 750Ω 2% ¼W	24773-270R	TR1	BC 239C	28452-771P
R125	Met film 3kΩ 2% ¼W	24773-284J	TR2	BC 239C	28452-771P
R126	Met film 1kΩ 2% ¼W	24773-273A	TR3	BC 239C	28452-771P
R127	Met film 4.7kΩ 2% ¼W	24773-289W	TR4	BCY 71	28435-235L
R128 +	Met film 220Ω 2% ¼W	24773-257W	TR5	BCY 71	28435-235L
R129	Carb 1MΩ 5% 1/8W	24311-945Y	TR6	BCY 71	28435-235L
R130	Carb 1MΩ 5% 1/8W	24311-945Y	TR7	J310	28459-028E
R131	Met film 1kΩ 2% ¼W	24773-273A	TR8	J310	28459-028E
R132	Met film 43kΩ 2% ¼W	24773-312Z	TR9	J310	28459-028E
R133	Met film 43kΩ 2% ¼W	24773-312Z	TR10	U431	28459-041G
R134	Met film 43kΩ 2% ¼W	24773-312Z	TR11	BC 239C	28452-771P
R135 +	Met film 220Ω 2% ¼W	24773-257W	to		
R136	Met film 3kΩ 2% ¼W	24773-284J	TR14		
R137	Met film 100Ω 2% ¼W	24773-249J	TR15	2N2219	28453-847F
R138	Met film 100Ω 2% ¼W	24773-249J	TR16	BCY 71	28435-235L
R139	Met film 68kΩ 2% ¼W	24773-317N	TR17	BCY 71	28435-235L

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<u>38. Unit AS5 - FM control (continued)</u>					
TR18 MM4001		28438-436V	40. <u>Unit AK4A - Modulation oscillator switch board</u>		
TR19 BC 237A		28455-421X	Complete board		
TR20 BF 338		28458-577X	C1	Plas 0.1 $\mu$ F 2% 250V	44828-353G
TR21 BF 338		28458-577X	C2	Plas 0.01 $\mu$ F 2% 250V	26582-299P
TR22 MM4001		28438-436V	C3	Plas 0.001 $\mu$ F 2% 160V	26582-297D
			C4	Plas 4.7 $\mu$ F 10% 63V	26516-481L
			C5	Plas 0.47 $\mu$ F 2% 63V	26582-421Z
					26582-409M
TR23 BC 237A		28455-421X	C6	Plas 0.047 $\mu$ F 10% 250V	26582-206C
TR24 BC 237A		28455-421X	C9	Plas 0.033 $\mu$ F 2% 250V	26582-298T
TR25 to BCY 71		28435-235L	C10	Plas 0.0033 $\mu$ F 2% 160V	26516-609Z
TR34			C11	Plas 330pF 2% 350V	26516-372E
TR35 BC 239C		28452-771P	SA	6 pos. 4 pole	23462-076A
<u>39. Unit AK4 - Modulation oscillator</u>					
Complete assy.					
R3	Var cermet Inv. Log. 25k $\Omega$ x 25k $\Omega$	25741-102C	R1	Met film 10k $\Omega$ 1% $\frac{1}{4}$ W	24761-825E
			R2	Met film 4.02k $\Omega$ 1% $\frac{1}{4}$ W	24761-960Z
			R4	Met film 1.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-279N
			R5	Met film 10k $\Omega$ 1% $\frac{1}{4}$ W	24761-825E
			R7	Met film 4.02k $\Omega$ 1% $\frac{1}{4}$ W	24761-960Z
			R9	Met film 1.8k $\Omega$ 2% $\frac{1}{4}$ W	24773-279N

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.		
41.	<u>Unit AK4B - Modulation oscillator rear board</u>						
	Complete board	44828-354V	R16	Met film 470Ω 2% ¼W	24773-265M		
C12	Cer 0.001μF 10% 63V	26383-585M	R17	Met film 4.7kΩ 2% ¼W	24773-289W		
C13	Cer 220pF 2% 63V	26343-481S	R18	Var cermet 500Ω 10% ½W	25711-604J		
C14	Elec 4.7μF 20% 35V	26421-108A	R19	Met film 100kΩ 2% ¼W	24773-321L		
C15	Elec 4.7μF 20% 35V	26421-108A	TR1	BC307	28435-227H		
C16	Cer 47pF 5% 63V	26343-473L	TR2	J 310	28459-028E		
C17	Cer 10pF ±0.5pF 63V	26343-465H	X1	Cadmium sulphide opto coupler	25687-530M		
D1	1N4148	28336-676J	42.	<u>Unit AT0 - Attenuator assembly</u>			
D2	1N4148	28336-676J		Complete assy.	44990-304H		
D3	1N4148	28336-676J		Solenoid assy. RLA-F	44990-150D		
D4	1N4148	28336-676J	D1	} to D6	28336-676J		
D5	Z5B 5.6	28371-434Y					
IC1	74LS03	28466-346E					
IC2	NE 535	28461-343C	PLCV	10-way	23435-019V		
IC3	NE 5534AH	28461-329V	SKCT	Bulkhead receptacle	23444-382T		
IC4	NE 535	28461-343C	SKCU	Bulkhead jack (SRM 50-647-0000-31)	23444-510N		
R10	Met film 2.2kΩ 2% ¼W	24773-281Y	43.	<u>Unit AT1 - Attenuator board</u>			
R11	Met film 27kΩ 2% ¼W	24773-307K		Complete board	44828-355S		
R12	Met film 100kΩ 2% ¼W	24773-321L	R1	Chip 53.3Ω 1% 100V	24681-023S		
R13	Carb 1MΩ 5% 1/8W	24311-945Y					
R14	Met film 6.2kΩ 2% ¼W	24773-292W					
R15	Met film 62kΩ 2% ¼W	24773-316Y					

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<u>43. Unit AT1 - Attenuator board (continued)</u>					
R2	Chip 790Ω 1% 100V	24681-033C			
R3	Chip 53.3Ω 1% 100V	24681-023S			
R4	Chip 53.3Ω 1% 100V	24681-023S			
R5	Chip 790Ω 1% 100V	24681-033C			
R6	Chip 53.3Ω 1% 100V	24681-023S			
R7	Chip 83.5Ω 1% 100V	24681-038Z			
R8	Chip 93.2Ω 1% 100V	24681-039H			
R9	Chip 83.5Ω 1% 100V	24681-038Z			
R10	Chip 53.3Ω 1% 100V	24681-023S			
R11	Chip 790Ω 1% 100V	24681-033C			
R12	Chip 53.3Ω 1% 100V	24681-023S			
R13	Chip 150.5Ω 1% 100V	24681-040A			
R14	Chip 37.3Ω 1% 100V	24681-036K			
R15	Chip 150.5Ω 1% 100V	24681-040A			
R16	Chip 56.7Ω 1% 100V	24681-037A			
R17	Chip 394Ω 1% 100V	24681-041Z			
R18	Chip 56.7Ω 1% 100V	24681-037A			
SA to SN	Microswitch SPDT	23483-144G			
<u>44. Unit AR0 - Reverse power protection</u>					
Complete assy.					
C1	Ø Cer 10pF ±1pF 300V		C1	Ø Cer 10pF ±1pF 300V	44990-305E
C2	Ø Cer 10pF ±1pF 300V		C2	Ø Cer 10pF ±1pF 300V	26333-228E
C3	Ø Cer 50pF 10% 300V		C3	Ø Cer 50pF 10% 300V	26333-228E
C4	Ø Cer 50pF 10% 300V		C4	Ø Cer 50pF 10% 300V	26333-229U
C5	Ø Cer 0.001μF -20+80% 300V		C5	Ø Cer 0.001μF -20+80% 300V	26333-229U
C6	Ø Cer 0.001μF -20+80% 300V		C6	Ø Cer 0.001μF -20+80% 300V	26373-733K
C7	Ø Cer 0.001μF -20+80% 300V		C7	Ø Cer 0.001μF -20+80% 300V	26373-733K
RIA	Coil assy.		RIA	Coil assy.	44290-750K
	Reed switch			Reed switch	23486-453X
<u>45. Unit AR1A - RPP detector</u>					
Complete board					
C21	Cer 0.1μF -20+80% 50V		C21	Cer 0.1μF -20+80% 50V	44828-752Z
C22	Cer 0.1μF -20+80% 50V		C22	Cer 0.1μF -20+80% 50V	26386-496S
D1	HP 5082-2800		D1	HP 5082-2800	26386-496S
D2	HP 5082-2811		D2	HP 5082-2811	28349-007E
D3	HP 5082-2800		D3	HP 5082-2800	28349-008U
D4	HP 5082-2811		D4	HP 5082-2811	28349-007E
D5	Z5B10		D5	Z5B10	28349-008U
D6	1N4148		D6	1N4148	28371-843E
D7	Z5B24		D7	Z5B24	28336-676J
					28373-271J



Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
	45. <u>Unit AR1A - RPP detector (continued)</u>		R11	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
R2	Carb 10M $\Omega$ 5% 1/8W	24331-955D	R12	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R3	Carb 10M $\Omega$ 5% 1/8W	24331-955D	R13	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R5	Carb 10M $\Omega$ 5% 1/8W	24331-955D	R14	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H
R21	Chip 470 $\Omega$ 5%	24681-046N	R15	Met film 47k $\Omega$ 2% $\frac{1}{4}$ W	24773-313H
R22	Chip 470 $\Omega$ 5%	24681-046N	R16	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M
R23	Chip 220 $\Omega$ 5%	24681-049F	R17	Met film 4.7k $\Omega$ 2% $\frac{1}{4}$ W	24773-289W
R24	Chip 220 $\Omega$ 5%	24681-049F	R18	Met film 15k $\Omega$ 2% $\frac{1}{4}$ W	24773-301P
	46. <u>Unit AR1B - RPP control</u>		TR1	2N2219	28453-847F
	Complete board	44828-363X	TR2	BCY 70	28434-857Z
C2	Cer 3.3pF $\pm 0.5$ pF 63V	26343-459K	TR3	BC 239C	28452-771P
C3	Cer 220pF 10% 63V	26383-595H	TR4	BC 239C	28452-771P
C6	Cer 33pF 5% 63V	26343-471Y			
C7	Cer 68pF 2% 63V	26343-475F			
IC1	TL081CP	28461-335D			
IC2	MLM311P1	28461-695U			
R4	Carb film 10M $\Omega$ 10% 1/8W	24321-885W			
R6	Carb film 10M $\Omega$ 10% 1/8W	24321-885W			
R7	Met film 10k $\Omega$ 2% $\frac{1}{4}$ W	24773-297M			
R8	Met film 3.3k $\Omega$ 2% $\frac{1}{4}$ W	24773-285F			
R9	Var cermet 2k $\Omega$ 10% $\frac{1}{2}$ W	25711-609W			
R10	Met film 8.2k $\Omega$ 2% $\frac{1}{4}$ W	24773-295P			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<u>MECHANICAL COMPONENTS</u>					
47. Order without prefix.					
Fig. 1					
Item					
1	Display panel	37590-305Y		RETURN/LOCAL	37590-315S
2	Front panel	35902-814B		TOTAL SHIFT	37590-316W
3	Knob assy.	41149-055G		CARRIER FREQ	37590-317D
4	Cap 20 mm dia.	37590-281W		FM DEVIATION	37590-318T
	Knob assy.	41149-057S		AM DEPTH	37590-319P
	Cap 32 mm dia.	37590-282D		RF LEVEL	37590-320D
	Cap 9 mm dia.	37590-278W		$\Delta$ F/SWEEP OFF	37590-321T
5	Knob assy.	41149-047Y		SWEEP	37590-322P
	Cap 10.5 mm dia.	37590-242F		STORE	37590-323X
				RECALL	37590-324M
				0	37590-325C
				(-)	37590-326R
				(-)	37590-327B
				(1)	37590-328K
				(2)	37590-329A
6	Front foot moulding	37590-253X		(3)	37590-330B
7	Knob assy.	41149-048N		(4)	37590-331K
	Cap 10.5 mm dia.	37590-242F		(5)	37590-332A
8	Socket, bulkhead BNC 50 $\Omega$	23443-446H		(6)	37590-333Z
9	Front panel switch caps, marked :- % dB			(7)	37590-334H
	MHz/V	37590-306N		(8)	37590-335E
	kHz/mV	37590-307L		(9)	37590-336U
	Hz/ $\mu$ V	37590-308J		UP	37590-337Y
	OFF/ON	37590-309F		DOWN	37590-338N
	ON/OFF	37590-310L	10	Knob assy.	41149-055G
	UNLOCK/LOCK	37590-311J		Knob assy.	41149-050Y
	ROTARY	37590-312F		Cap 14.5 mm dia.	37590-279D
	EXT	37590-313G			
		37590-314V			

Circuit reference	Description	Code no.	Circuit reference	Description	Code no.
<u>MECHANICAL COMPONENTS (continued)</u>					
Fig. 1					
Item					
11	RF output socket 'N' type 50Ω	23443-769W	26	Socket, bulkhead BNC 50Ω	23443-446H
12	Knob assy.	41149-054F	27	End cap cover moulding	37590-256R
13	Cap 14.5 mm dia.	37590-279D	28	Rear panel	35902-916B
	Knob assy.	41149-054F	29	Bottom cover	35902-832G
14	Cap 14.5 mm dia.	37590-279D	30	Cap and chain BNC	23443-592V
	Knob assy.	41149-052L	31	Side panel LH	35902-914C
15	Cap 14.5 mm dia.	37590-279D	32	Side panel RH	35902-915R
	Top cover	35902-831F		Side rail	34900-476F
16	Front Top/Bottom trim	34900-477G	33	Plastic trim strip	35902-386W
17	Plastic trim strip	35902-371Z	34	Steel liner 2 off	22315-587M
18	Logic box cover	41690-267V	35	PVC extrusion	22315-590M
19	Rear trim	34900-470E		Liner	22315-584T
20	Blanking plug (RF OUT 50Ω)	23188-254B	36	Cover moulding	37590-257B
	24-way socket (SKR, GPIB)	23435-133X	37	Panel handle	41700-266J
21	Switch 6 position (GPIB CONTROL)	23467-310C	38	Trim plate	35902-369H
22	Filter cover	35902-837T	39	Bush	33900-665K
	Air filter	37490-431W	40	Support panel assy.	35902-726F
	Fan seal	37490-493V			
23	Anti-vibration mount	22773-580H			
	Rear foot	37590-224R			
	Stud	37590-223C			
24	Power supply plug, includes connector/mains filter	23423-150L			
25	INT/EXT STD switch (SBC)	23462-252Z			




Fig. 1 Miscellaneous mechanical parts

Chapter 7

SERVICING DIAGRAMS

CONTENTS

Para.					
1	Circuit notes				
1	Component values				
2	Symbols				
Fig.	Unit	Title			Page
1	2017	Simplified functional block diagram ...	...	...	3
2	2017	Simplified block diagram showing signal paths and voltage levels ...	...	...	5
3	A0	Signal Generator 2017 interconnections	...	...	7
4a	A0	Keyboard AK2, component layout	...	...	8
4	A0	Keyboards AK1, AK2, AK3, circuit diagram	...	...	9
5a	A0	AC pre-regulator and mains selector AP1, voltage stabilizers AP2, component layout			10
5	A0	AC pre-regulator and mains selector AP1, voltage stabilizers AP2, circuit diagram	...	...	11
6	AL0	Logic processor interconnections	...	...	13
7	AL1	Display, circuit diagram	...	...	15
8a	AL2	Display drive, component layout	...	...	16
8	AL2	Display drive, circuit diagram, sheet 1	...	...	17
9	AL2	Display drive, circuit diagram, sheet 2	...	...	19
10a	AL3	Microprocessor system, component layout	...	...	20
10	AL3	Microprocessor system, circuit diagram	...	...	21
11a	AL4	Synchronizer/counter 'B', component layout	...	...	22
11	AL4	Synchronizer/counter 'B', circuit diagram	...	...	23
12a	AL5	Synchronizer/counter 'A', component layout	...	...	24
12	AL5	Synchronizer/counter 'A', circuit diagram	...	...	25
13a	AG1	GPIB drive, component layout	...	...	26
13	AG1	GPIB drive, circuit diagram	...	...	27
14	AA0	RF section 'A', interconnections	...	...	29
15a	AA11	Divider chain, component layout	...	...	30
15	AA11	Divider chain, circuit diagram	...	...	31
16a	AA21	Amplitude modulator, component layout	...	...	32
16	AA21	Amplitude modulator, circuit diagram	...	...	33
17a	AA22	RF sub-unit 'A', component layout comprising boards AA23, AA24, AA25 and AA26	...	...	34
17	AA22	RF sub-unit 'A', circuit diagram comprising boards AA23, AA24, AA25 and AA26	...	...	35
18a	AA31	LP filters, component layout	...	...	36
18	AA31	LP filters, circuit diagram	...	...	37
19	AB0	RF section 'B', interconnections	...	...	39
20a	AB1	10 kHz-4 MHz processing, component layout	...	...	40
20	AB1	10 kHz-4 MHz processing, circuit diagram	...	...	41
21a	AB2	Output amplifiers and ALC, component layout	...	...	42
21	AB2	Output amplifiers and ALC, circuit diagram	...	...	43
22	AS1	Master oscillator, circuit diagram	...	...	45
23	AS1	Master oscillator gearbox, assembly diagram	...	...	47

Fig.	Unit	Title	Page
24a	AS2	Latches, component layout ... ..	48
24	AS2	Latches, circuit diagram, sheet 1 ... ..	49
25	AS2	Latches, circuit diagram, sheet 2 ... ..	51
26a	AS3	Modulation leveller, component layout ... ..	52
26	AS3	Modulation leveller, circuit diagram .. ...	53
27a	AS4	AM and attenuation control, component layout .. ...	54
27	AS4	AM and attenuation control, circuit diagram ... ..	55
28a	AS5	FM control, component layout .. ...	56
28	AS5	FM control, circuit diagram ... ..	57
29a	AK4	Modulation oscillator, component layout comprising boards AK4A and AK4B .. ...	58
29	AK4	Modulation oscillator, circuit diagram, comprising boards AK4A and AK4B .. ...	59
30	AT0	Attenuator, circuit diagram ... ..	61
31a	ARO	Reverse power protection, component layout, comprising boards AR1A and AR1B .. ...	62
31	ARO	Reverse power protection, circuit diagram, comprising boards AR1A and AR1B .. ...	63


## CIRCUIT NOTES


### Component values


- Resistors : No suffix = ohms, k = kilohms, M = megohms.  
Capacitors : No suffix = microfarads, p = picofarads.  
Inductors : No suffix = henrys, m = millihenrys,  $\mu$  = microhenrys.  
† SIC : value selected during test, nominal value shown.


### Symbols


- Symbols are based on the provisions of BS 3939 with the following additions.


 edge connector

 ferrite bead

 warning, see page (iv), notes and cautions

 beryllia : health hazard, see page (iv) notes and cautions.

 unit identification number.



SHEET IS A SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM OF THE WHOLE RECEIVER SYSTEM. THE SYMBOLS AND CONNECTIONS ARE NOT TO BE TAKEN AS A COMPLETELY ACCURATE REPRESENTATION OF THE PHYSICAL CONNECTIONS. THE CONNECTIONS ARE TO BE TAKEN FROM THE PHYSICAL CONNECTIONS. THE CONNECTIONS ARE TO BE TAKEN FROM THE PHYSICAL CONNECTIONS.

PRINCIPAL R.F. PATHS  
PRINCIPAL CONTROL, MONITOR, INDICATOR LINES, ETC.  
SWITCH REPRESENTATION IS SYMBOLIC AND DOES NOT INDICATE THE MECHANICAL POSITION OF THE SWITCH. THE SWITCH REPRESENTATION IS SYMBOLIC AND DOES NOT INDICATE THE MECHANICAL POSITION OF THE SWITCH.

⊞ LATCHED PUSH BUTTON OR TOGGLE SWITCH  
⊞ ROTARY PANEL CONTROL

ACTUAL FREQUENCIES ARE INDICATED IN BRACKETS

Y 52017-900K Sh.1 Iss.2

Fig. 1

2017 Simplified functional block diagram




Fig. 2  
Chap. 7  
Page 5

2017 Simplified block diagram showing signal paths and voltage levels






Fig. 3  
Chap. 7  
Page 7

Z 52017-900K Sh. 1 Iss. 16

Signal Generator 107 interconnections A0

Fig. 3  
July 83 (Am. 2)




Fig. 4a  
Apr. 81

Component layout, AK2








Fig. 5a  
Chap. 7  
Page 10

Component layout, AP1 and AP2


Fig. 5a  
Apr. 81



Z52017-900K Sh.3 Iss.24



AC pre-regulator and mains selector AP1, voltage stabilizers AP2, circuit diagram A0


NOTES  
1. ALL PINS AND SOCKET  
2. ALL PINS AND SOCKET  
3. ALL PINS AND SOCKET  
4. ALL PINS AND SOCKET  
5. ALL PINS AND SOCKET  
6. ALL PINS AND SOCKET  
7. ALL PINS AND SOCKET  
8. ALL PINS AND SOCKET  
9. ALL PINS AND SOCKET  
10. ALL PINS AND SOCKET  
11. ALL PINS AND SOCKET  
12. ALL PINS AND SOCKET  
13. ALL PINS AND SOCKET  
14. ALL PINS AND SOCKET  
15. ALL PINS AND SOCKET  
16. ALL PINS AND SOCKET  
17. ALL PINS AND SOCKET  
18. ALL PINS AND SOCKET  
19. ALL PINS AND SOCKET  
20. ALL PINS AND SOCKET  
21. ALL PINS AND SOCKET  
22. ALL PINS AND SOCKET  
23. ALL PINS AND SOCKET  
24. ALL PINS AND SOCKET  
25. ALL PINS AND SOCKET  
26. ALL PINS AND SOCKET  
27. ALL PINS AND SOCKET  
28. ALL PINS AND SOCKET  
29. ALL PINS AND SOCKET  
30. ALL PINS AND SOCKET  
31. ALL PINS AND SOCKET  
32. ALL PINS AND SOCKET  
33. ALL PINS AND SOCKET  
34. ALL PINS AND SOCKET  
35. ALL PINS AND SOCKET  
36. ALL PINS AND SOCKET  
37. ALL PINS AND SOCKET  
38. ALL PINS AND SOCKET  
39. ALL PINS AND SOCKET  
40. ALL PINS AND SOCKET  
41. ALL PINS AND SOCKET  
42. ALL PINS AND SOCKET  
43. ALL PINS AND SOCKET  
44. ALL PINS AND SOCKET  
45. ALL PINS AND SOCKET  
46. ALL PINS AND SOCKET  
47. ALL PINS AND SOCKET  
48. ALL PINS AND SOCKET  
49. ALL PINS AND SOCKET  
50. ALL PINS AND SOCKET  
51. ALL PINS AND SOCKET  
52. ALL PINS AND SOCKET  
53. ALL PINS AND SOCKET  
54. ALL PINS AND SOCKET  
55. ALL PINS AND SOCKET  
56. ALL PINS AND SOCKET  
57. ALL PINS AND SOCKET  
58. ALL PINS AND SOCKET  
59. ALL PINS AND SOCKET  
60. ALL PINS AND SOCKET  
61. ALL PINS AND SOCKET  
62. ALL PINS AND SOCKET  
63. ALL PINS AND SOCKET  
64. ALL PINS AND SOCKET  
65. ALL PINS AND SOCKET  
66. ALL PINS AND SOCKET  
67. ALL PINS AND SOCKET  
68. ALL PINS AND SOCKET  
69. ALL PINS AND SOCKET  
70. ALL PINS AND SOCKET  
71. ALL PINS AND SOCKET  
72. ALL PINS AND SOCKET  
73. ALL PINS AND SOCKET  
74. ALL PINS AND SOCKET  
75. ALL PINS AND SOCKET  
76. ALL PINS AND SOCKET  
77. ALL PINS AND SOCKET  
78. ALL PINS AND SOCKET  
79. ALL PINS AND SOCKET  
80. ALL PINS AND SOCKET  
81. ALL PINS AND SOCKET  
82. ALL PINS AND SOCKET  
83. ALL PINS AND SOCKET  
84. ALL PINS AND SOCKET  
85. ALL PINS AND SOCKET  
86. ALL PINS AND SOCKET  
87. ALL PINS AND SOCKET  
88. ALL PINS AND SOCKET  
89. ALL PINS AND SOCKET  
90. ALL PINS AND SOCKET  
91. ALL PINS AND SOCKET  
92. ALL PINS AND SOCKET  
93. ALL PINS AND SOCKET  
94. ALL PINS AND SOCKET  
95. ALL PINS AND SOCKET  
96. ALL PINS AND SOCKET  
97. ALL PINS AND SOCKET  
98. ALL PINS AND SOCKET  
99. ALL PINS AND SOCKET  
100. ALL PINS AND SOCKET



Logic processor interconnections, AL0

- NOTES**
1. DIODES D1 TO D35 TYPE 1N4001 OR 1N4002
  2. IC1 & IC2 TYPE 5082-7183
  3. IC3 TO IC13 TYPE 5082-7183
  4. TYPE 5082-7183





Component layout, AL2

Fig. 8a  
Apr. 81






Fig. 8  
Display drive, AL2, circuit diagram, sheet 1






Fig. 10a  
Apr. 81

Component layout, AL3






Fig. 11a  
Apr. 81

Component layout, AL4






Fig. 12a  
Apr. 81

Component layout, AL5








Fig. 13a

Apr. 81

Component layout, AG1

NOTES  
UNDERLINED LABELS REFER TO GPIB TERMS  
WHICH ARE NEGATIVE TRUE.

GPIB ABBREVIATIONS

- ATN ATTENTION
- SER SERVICE REQUEST
>
- SRD SERVICE READY
- DAC DATA ACCEPTED
- NDAC NOT DATA ACCEPTED
- RDY READY FOR DATA
- TRF TRANSFER FOR DATA
- DAT DATA VALID
- END END OR IDENTIFY
- DIR DATA INPUT/OUTPUT
- INT INTERRUPT ENABLE
- ISA ISAK DMA




Fig. 13  
GPIB drive, AG1, circuit diagram

Z44828-387S Sh.1 Iss.5




CONNECTED TO ALO.13  
PINS SHOWN

CONNECTED TO ALO.14  
PINS SHOWN

CONNECTED TO ALO FILTERS C HAS SHOWN  
TO ALO.14  
PINS SHOWN

NOTE

PLUGS & SOCKETS CARRY SAME IDENTIFICATION AS PULSES AND SIGNALS INDICATED ON ONE OF PINS 3, 5, 6, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100.



Sh.1 Iss. 6  
Z44990-297Z

RF section 'A', interconnections AAO




Fig. 15a

Component layout, AA11















Fig. 17a  
Apr. 81

Component layout, AA22








R 98  
R 97

Fig. 18a  
Apr. 81

Component layout, AA31



LP filters, AA31, circuit diagram







Fig. 20a  
Apr. 81

Component layout, AB1





Component layout, AB2

Fig. 21a


Apr. 81








NOTES

1. MOTOR AT CW END OR MANUAL TUNE CONTROL AT CW END CORRESPONDS TO MAXIMUM CAPACITANCE OF C1 AT MAXIMUM CAPACITANCE.
2. SBA IS CLOSED BY CAM WHEN MOTOR CW END IS REACHED. SBB IS CLOSED BY CAM WHEN MOTOR CCW END IS REACHED.
3. PERMITE BEADS INDICATED THUS  $\text{---} \text{---} \text{---}$ .
4. ONE PLATE OF EACH OF THE CAPACITORS IS GROUND TERMINATED ON CAPACITOR BOARD ASIC.
5. C1 IS SELECTED FOR 500-5000 P.P.M. USE.



Master oscillator, AS1, circuit diagram

Item No.	Item	Code No.
1	Cam shaft	33900-608N
2	Spur gear 60T	31319-013U
3	Spur gear 12T	31319-016L
4	Spur gear 48T	31319-014Y
5	Shaft	33900-609L
6	Shaft	33900-610Y
7	Spring	31119-041F
8	Flexible coupling	22713-219J
9	Bracket	35902-465C
10	Variable resistor RI 10kΩ 5% 2W	25725-406F
11	Motor gearbox	23535-498C
12	Drive shaft	33900-588M
13	Bracket	35902-805T
14	Motor plate	35902-073F
15	Support	35903-221Z
16	Angle	35902-540B
17	Bearing plate	35902-130K
18	Bearing plate	35902-129Z
19	Ball bearings for item 17 & 18 (8 off)	22631-298T
20	Spur gear 40T	22631-299P
21	Spur gear 60T	35903-216K
22	Bracket	31319-015N
23	Screw, polycarbonate	31319-017J
24	Clamp	35902-541K
25	Cam nut	21836-003X
26	Support angle	37490-527G
27	Support casting	33900-911A
28	Spring	34900-713U
29	Micro-switch (SBA, SBB)	35890-059N
		31119-044S
		23483-124C



CC 4369

E41319-022R Sh.1 Iss.3





Fig. 24a  
Component layout, AS2  
Apr. 82 (Am. 1)



Latches, AS2, circuit diagram, sheet 1

Z44828-705T Sh.1 Iss.4

CONNECTED TO ADDRESS AND INFORMATION CONTROL ASSEMBLY CONNECTOR PINS P.30

CONNECTED TO INFORMATION LEVELLER ASSEMBLY CONNECTOR PINS P.30

CONNECTED TO UNIT 2

CONNECTED TO LOGIC PROCESSOR AND CONTROL BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS


CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS


CONNECTED TO ADDRESS BUS

CONNECTED TO DATA BUS

1. RELAY CONTACTS SHOWN  
IN NON-ENERGIZED CONDITION  
OUTLINES, USED AS  
FORM INDICATORS



CONNECTED TO  
GEAR BOX ASSY  
ASB SWS.



Z44828-705T Sh.2 Iss.4

Latches, AS2, circuit diagram, sheet 2






Fig. 26a  
Apr. 81

Component layout, AS3



Z44828-344U Sh.1 Iss.11

Modulation leveler, AS3, circuit diagram



Component layout, AS4

Fig. 27a  
Apr. 81






Fig. 27  
Chap. 7  
Page 55

AM and attenuation control, AS4, circuit diagram

Fig. 27  
Apr. 82 (Am. 1)





Fig. 28a  
Apr. 81

Component layout, AS5


CONNECTED TO  
STABILIZER AND  
CALCULATOR AS  
PLANNED

FROM FINE TUNE CONTROL  
AD 45  
PROCESSOR  
ALD 11 AL




Z44828-346N Sh. 1 ISS. 14

FM control, AS5, circuit diagram



R18




Component layout, AK4

Fig. 29a  
Apr. 81

NOTES




1. VIEW FROM TRACK SIDE
  2. RANGE SWITCH FULLY ANTICLOCKWISE POSITION OFF
  3. 4000 Hz
  4. 200 Hz TO 200 Hz
  5. 200 Hz TO 2 kHz
  6. 2 kHz TO 20 kHz
3. R3 IS MOUNTED ON THE SUB-ASSEMBLY PANEL.
4. PLU PIN 4 CONNECTS TO BOTH AO SAY & AO SAX RIGHT SECTIONS LOWER PINS. PLU PINS 12 & 13 CONNECT TO EARTH NEAR AO SAY & AO SAX. PLU PIN 3 CONNECTS TO BOTH AO SAY & AO SAX MIDDLE SECTIONS LOWER PINS.



Z44990-303Z Sh. 1 Iss. 13

CONNECTED TO CHASSIS  
CONNECTED TO LATCHES, ASZ, PLOR PINS SHOWN  
CONNECTED TO FRONT PANEL SKDMM  
SEE NOTE 4



Fig. 29  
Modulation oscillator, AK4, circuit diagram  
comprising boards AK4A and AK4B



NOTE: ...  
INSTRUMENTS WITH  
Serial Nos. 118201-006 to 015  
HAVE SKCU AND SACT REVERSED


dB ATTENUATION		0	6	12	18	24	30	36	42	48	54	60	66	72	78	84	90	96	102	108	114	120	126	132	
1	30 dB																								
2	30 dB																								
3	12 dB																								
4	30 dB																								
5	6 dB																								
6	24 dB																								

NOTE: - 1. SWITCH POSITIONS ARE SHOWN FOR RELAYS IN NON-ENERGIZED CONDITION. Z 44990-304H Sh. 1 Iss. 5



Component layout, AR0

Fig. 31a  
Apr. 81



Z4490-305E Sh.1 Iss.9

NOTE:-RELAY CONTACTS SHOWN IN NON-ENERGIZED CONDITION.